

Publications (as of January 5, 2010)

Books

1. G. De Micheli, A. Sangiovanni-Vincentelli and P. Antognetti, Editors, *Design Systems for VLSI Circuits: Logic Synthesis and Silicon Compilation*, Martinus Nijhoff, 1987.
2. D. Ku and G. De Micheli, *High-Level Synthesis of ASICs Under Timing and Synchronization Constraints*, Kluwer Academic Publishers, 1992.
3. G. De Micheli, *Synthesis and Optimization of Digital Circuits*, McGraw-Hill, 1994.
4. G. De Micheli and M. Sami, Editors, *Hardware/Software Co-design*, Kluwer Academic Publishers, 1996.
5. L. Benini and G. De Micheli, *Dynamic Power Management of Circuits and Systems: Design Techniques and CAD Tools*, Kluwer Academic Publishers, 1998.
6. G. De Micheli, R. Ernst and W. Wolf, *Readings in Hardware/Software Co-Design*, Morgan Kaufmann, 2001.
7. G. De Micheli and L. Benini *Networks on Chips* Morgan Kaufmann, 2006
8. G. De Micheli, Giovanni, S. Mir and R. Reis, Editors *VLSI-SoC: Research Trends in VLSI and Systems on Chip*, Springer 2008.
9. G. De Micheli, M. Gijs, Y. Leblebici and J. Vörös, Editors, *Nanosystems Design and Technology*, Springer, 2009.

Book Chapters (fully refereed)

10. G. De Micheli, M. Hofmann, A. R. Newton and A. Sangiovanni-Vincentelli, "A Design System for PLA-based Digital Circuits," in A. Sangiovanni-Vincentelli, Editor, *Advances in Computer Engineering Design*, Jai Press, 1985, pp. 285-364.
11. G. De Micheli, "Design of Control Systems," in G. De Micheli, A. Sangiovanni-Vincentelli and P. Antognetti, Editors, *Design Systems for VLSI Circuits: Logic Synthesis and Silicon Compilation*, Martinus Nijhoff, 1987, pp. 327-364 and *IBM Research Report*, No. RC 12062.
12. G. De Micheli, H.Y. Hsieh and I. Hajj, "Decomposition Techniques for Large Scale Circuits," in A. Ruehli, Editor, *VLSI Circuit Analysis, Simulation and Design*, North Holland, 1987, Vol. 2, pp. 1-39 and *IBM Research Report*, No. RC 11712.
13. R. Brayton, R. Camposano, G. De Micheli, R. Otten and J. Van Eijndhoven, "The Yorktown Silicon Compiler System," in D. Gajski, Editor, *Silicon Compilation*, pp. 204-310, Addison Wesley, 1988, and *IBM Report*, No. RC 12500.
14. M. Damiani and G. De Micheli, "Efficient Computation of the Exact and Approximate Observability Don't Care Sets in Multiple-Level Logic Synthesis," in P. Michel and G. Saucier, Editors, *Logic and Architecture Synthesis*, North Holland, 1991, pp. 209-218, and *CSL Report CSL- TR-90-424*.
15. D. Ku and G. De Micheli, "High-level Synthesis and Optimization Strategies in Hercules and Hebe," in P. Michel and G. Saucier, Editors, *Logic and Architecture Synthesis*, North Holland, pp. 111-120, 1991. (Cross-listed as Conference Proceedings No. 180.)
16. D. Ku and G. De Micheli, "Synthesis of ASICs with Hercules and Hebe," in R. Camposano and W. Wolf Editors, *Trends in High-Level Synthesis*, Kluwer, 1991, pp. 177-203 and *Stanford University Report*, CSL-TR-91-461, February 1991.
17. G. De Micheli, "High-Level Synthesis of Digital Circuits," in M. Yovits, Editor, *Advances in Computers*, Vol. 37, pp. 208-285, Academic Press, 1992 and *Stanford University Report*, CSL-TR-92-551, November 1992.
18. G. De Micheli, "Hardware/Software Co-design: Application Domains and Design Technologies," in G. De Micheli and M. Sami, Editors, *Hardware/Software Co-design*, Kluwer Academic Publishers, 1996, pp. 1-28.
19. C. Coelho and G. De Micheli, "Modeling and Synthesis of Synchronous System-Level Specifications," in J.Bergé, O.Levia and J.Rouillard, Editors, *Models in System Design*, Vol.9, Kluwer Academic Publishers, 1997, pp. 1-47.
20. G. De Micheli, L. Benini, and A. Bogliolo, "Dynamic Power Management of Electronic Systems," in A. Jerraya and J. Mermet, Editors *System-level Synthesis*, Kluwer, pp. 263-292, 1999.

21. G. De Micheli, "Cell-based logic optimization," in E. Boerger Editor *Architecture Design and Validation Methods*, Springer, pp.49-88, 2000.
22. L. Benini and G. De Micheli, "Logic Synthesis for Low Power," in S. Hassoun and T. Sasao, Editors, *Logic Synthesis and Verification*, Kluwer, pp. 197-223, 2002.
23. L. Benini and G. De Micheli, "Energy-efficient System-level design," in J. Rabaey and M. Pedram, Editors, *Power-Aware Design Methodologies*, Kluwer, pp. 473-516.
24. D. Bertozzi, L. Benini and G. De Micheli, "Error Control Schemes for On-chip Interconnection Networks: Reliability versus Energy Efficiency," in A. Jantsch and H. Tenhunen, Editors, *Networks on Chip*, Kluwer, 2003.
25. L. Benini and G. De Micheli, "Networks on Chip: A new paradigm for component-based MPSoC design," in A. Jerraya and W. Wolf Editors, *Multiprocessors Systems on Chips*, Morgan Kaufman, 2004, pp. 49-80.
26. L. Benini, D. Bertozzi and G. De Micheli, "Energy Efficient Network-on-chip Design," in E. Macii, Editor, *Ultra Low-Power Electronics and Design*, Kluwer, 2004, pp. 214-232.
27. D. Bertozzi, L. Benini and G. De Micheli, "Network-on-chip Design for Gigascale Systems-on-chip," in R. Zurawski, Editor, *Industrial Technology Handbook*, CRC Press, 2004, pp. 95-1, 95-18.
28. T. Ye, L. Benini and G. De Micheli, "Networks on Chips: Energy-efficient Design of SoC Interconnect," in C. Piguet Editor, *Low-Power Electronics Design*, CRC Press, 2004, pp. 30.1-30.16.
29. G. De Micheli, "Networking Chip Subsystems," in YearBook 2004, McGraw-Hill, pp. 224-226.
30. S. Yoon, L. Benini and G. De Micheli, "A Pattern-Mining Method for High-Troughput Lab-on-Chip Data Analysis", in K.Chakrabarty and J. Zeng Editors, *Design Automation Methods and Tools for Microfluidic-Based Chips*, Springer, 2006. (Cross-listed as Journal No. 120.)
31. F. Gilabert, D. Bertozzi, L. Benini and G. De Micheli, "Networks on chip: an interconnect Fabric for Multi-Processors Systems on Chip,", in R. Zurawsky Editors, *Embedded Systems Handbook*, CRC Press, 2008
32. G. De Micheli, "Nanosystems," in G. De Micheli, M. Gijs, Y. Leblebici and J. Vörös, Editors, *Nanosystems Design and Technology*, Springer, 2009.
33. H. Ben Jammal, B. K. Boroujeni, G. De Micheli, Y. Leblebici, C. Piguet, A. Schmid, and M. Stanisavljevic, "Design Technologies for Nanoelectronic Systems Beyond Ultimately Scaled CMOS", in G. De Micheli, M. Gijs, Y. Leblebici and J. Vörös, Editors, *Nanosystems Design and Technology*, Springer, 2009.
34. V. Rana, D. Atienza, M. D. Santambrogio, D. Sciuto, and G. De Micheli, "A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication," in D. Soudris, C. Piguet, and R. Reis, Editors, *VLSI-SOC: Design Methodologies for SoC and SiP*, Vol. 1, pages 1-20. Springer, Boston, 2009.

Journals (fully refereed)

35. V. Amoia, G. De Micheli and M. Santomauro, "Computer Aided Formulation of Transition Rate Matrices via Kronecker Algebra," *IEEE Transactions on Reliability*, pp. 123-132, June 1981.
36. G. De Micheli and A. L. Sangiovanni-Vincentelli, "Characterization of Integration Algorithms for the Timing Analysis of MOS VLSI Circuits," *International Journal on Circuit Theory and Applications*, Vol. 10, pp. 299-309, October 1982.
37. G. De Micheli, "Progetto di Sistemi VLSI Assistito da Calcolatore," *PIXEL*, No.2, pp. 17-21, April 1982 (in Italian).
38. L. Dadda, G. De Micheli and M. G. Sami, "Prospettive di Sviluppo della Microelettronica. La Progettazione dei Circuiti VLSI," *L'Elettrotecnica*, Vol. 69, No. 7, pp. 613-622, July 1982 (in Italian).
39. G. De Micheli, A. Newton and A. Sangiovanni-Vincentelli, "Symmetric Displacement Algorithms for the Timing Analysis of Large Scale Circuits," *IEEE Transactions on CAD/ICAS*, Vol. 2, No. 3, pp. 167-180, July 1983.
40. G. De Micheli and M. Santomauro, "SMILE: A Computer Program for Partitioning of Programmed Logic Array," *Computer Aided Design*, No. 2, pp. 89-97, March 1983 and *Memorandum UCB/ERL*, No. 82/74.
41. G. De Micheli and A. Sangiovanni-Vincentelli, "Multiple Constrained Folding of Programmable Logic Arrays: Theory and Applications," *IEEE Transactions on CAD/ICAS*, Vol. 2, No. 3, pp. 151-167, July 1983, and *Memorandum UCB/ERL*, No. 82/57.

42. G. De Micheli and A. Sangiovanni-Vincentelli, "PLEASURE: A Computer Program for Simple-Multiple Constrained-Unconstrained Folding of Programmable Logic Arrays," *Computer Aided Design*. No. 1, pp. 2-12, January 1984. (Cross-listed as Conference Proceedings No. 158.)
43. G. De Micheli, R. Brayton and A. Sangiovanni-Vincentelli, "Optimal State Assignment for Finite State Machines," *IEEE Transactions on CAD/ICAS*, Vol. CAD-4, No. 3, pp. 269-284, July 1985 and *IBM Research Report*, No. RC 10599.
44. G. De Micheli, "Symbolic Design of Combinational and Sequential Circuits Implemented by Two-level Logic Macros," *IEEE Transactions on CAD/ICAS*, October 1986, pp. 597-616 and *IBM Research Report*, No. RC 11672 and reprinted in A. R. Newton, Editor, *Logic Synthesis for Integrated Circuit Design*, IEEE Press, pp. 84-103, 1987. (IEEE/CAS 1986 CAD-Transactions Best Paper Award.)
45. G. De Micheli, "Performance-Oriented Synthesis of Large Scale Domino CMOS Circuits," *IEEE Transactions on CAD/ICAS*, Vol. CAD-6, No. 5, pp. 751-765, September 1987 and *Stanford University Report*, CSL-TR-87-330, May 1987.
46. G. De Micheli, "Computer Aided Design and Optimization of Control Units for VLSI Processors," *International Journal of Circuit Theory and Applications*, Vol. 16, pp. 347-369, October 1988, and *Stanford University Report*, No. CSL-TR-88-356.
47. G. De Micheli, D. Ku, F. Mailhot, and T. Truong, "The Olympus Synthesis System for Digital Design," *IEEE Design & Test*, pp. 37-53, October 1990.
48. G. De Micheli, "Synchronous Logic Synthesis: Algorithms for Cycle-Time Minimization," *IEEE Transactions on CAD/ICAS*, Vol 10, No. 1, pp. 63-73, January 1991.
49. D. Ku, and G. De Micheli, "Optimal Synthesis of Control Logic from Behavioral Specifications," *Integration: the VLSI Journal*, Vol. 10, No.3, pp. 271-298, February 1991, and *Stanford Report* CSL-TR-89-402, November 1989.
50. P. Song, and G. De Micheli, "Circuit and Architecture Trade-offs for High-Speed Multiplication," *IEEE Journal on Solid State Circuits*, Vol. 26, No. 9, pp. 1184-1198, September 1991.
51. D. Ku and G. De Micheli, "Constrained Resource Sharing and Conflict Resolution in Hebe," *Integration: the VLSI Journal*, Vol. 12, No. 2, December 1991, pp. 131-166.
52. D. Ku and G. De Micheli, "Relative Scheduling Under Timing Constraints: Algorithms for High-Level Synthesis of Digital Circuits," *IEEE Transactions on CAD/ICAS*, Vol. 11, No. 6, June 1992, pp. 696-718.
53. D. Wong, G.De Micheli and M.Flynn, "A Bipolar Population Counter using Wave Pipelining to Achieve a 2.5X Normal Clock Frequency," *IEEE Journal on Solid State Circuits*, Vol. 27, No. 5, pp. 745-753, May 1992.
54. D. Filo, D. Ku and G. De Micheli, "Optimizing Control Through the Resynchronization of Operations," *Integration: the VLSI Journal*, Vol. 13, No. 3, pp.231-258, 1992 and *CSL Report*, CSL-TR-91-494, 1991.
55. D. Wong, G.De Micheli and M.Flynn, "Algorithms for Designing High-Performance Digital Circuits Using Wave Pipelining," *IEEE Transactions on CAD/ICAS*, Vol. 12, No. 1. January 1993, pp. 25-46.
56. M. Damiani and G. De Micheli, "Don't Care Specifications in Combinational and Synchronous Logic Circuits," *IEEE Transactions on CAD/ICAS*, Vol.12, No. 3, March 1993, pp. 365-388 and *CSL Report*, CSL-TR-92-531, 1992.
57. R. Gupta and G. De Micheli, "Hardware-Software Co-synthesis for Digital Systems," *IEEE Design & Test*, Vol. 10, No. 3, pp. 29-41, September 1993.
58. F.Mailhot and G. De Micheli, "Algorithms for Technology Mapping Based on Binary decision Diagrams and on Boolean Operations," *IEEE Transactions on CAD/ICAS*, Vol. 12, No. 5, May 1993, pp.599-620, *CSL Report*, CSL-TR-91-486, 1991.
59. G.De Micheli "Optimization of Sequential Synchronous Digital Circuits using Structural Models," *IEICE Transactions on Information and Systems*, Vol E76-D, No. 9, September 1993, pp. 1018-1029.
60. D.Filo, D. Ku, C.Coelho and G.De Micheli, "Interface Optimization for Concurrent Systems Under Timing Constraints," *IEEE Transactions on VLSI*, Vol.1, No. 3, pp. 268-281, September 1993.
61. R. Gupta, C. Coelho and G. De Micheli, "Program Implementation Schemes for Hardware-Software Systems," *IEEE Computer*, Vol. 27, No. 1, January 1994, pp. 48-55. (Cross-listed as Workshop Proceedings No. 376.)
62. G. De Micheli, "Computer-Aided Hardware/Software Co-design," *IEEE Micro*, pp.11-16, August 1994.

63. L. Benini, P. Siegel and G. De Micheli "Saving Power by Synthesizing Gated Clocks for Sequential Circuits," *IEEE Design & Test*, Winter 1994, pp. 32-41.
64. G. De Micheli, M.G.Sami and D.Sciuto, "Progetto di Sistemi Digitali Dedicati," *Automazione e Strumentazione*, No. 2, February 1995, pp. 35-39 (in Italian).
65. L. Benini and G. De Micheli "State Assignment for Low Power Dissipation," *IEEE Journal of Solid State Circuits*, Vol. 30, No. 3, pp. 258-268, March 1995.
66. G. De Micheli, "A Survey of Problems and Methods for Computer-Aided Hardware/Software Co-design," *Journal of Information Processing Society of Japan*, Vol. 37, No. 7, pp. 605-613, July 1995. (In Japanese: translation of Conference Proceedings No. 62).
67. R. Gupta and G. De Micheli "A Co-synthesis Approach to Embedded Systems Design Automation," *Design Automation of Embedded Systems*, Vol 1, No. 2, January 1996, pp. 69-120.
68. M. Damiani, J. Yang and Giovanni De Micheli "Optimization of Combinational Logic Circuits based on Compatible Gates," *IEEE Transactions on CAD/ICAS*, Vol.14, No. 11, November 1995, pp. 1316-1327.
69. J. Yang, G. De Micheli and M. Damiani, "Scheduling and Control Generation with Environmental Constraints," *IEEE Transactions on CAD/ICAS*, Vol. 15, No. 2, February 1996, pp.166-183.
70. L. Benini and G. De Micheli "Transformation and Synthesis of FSMs for Low-Power Gated-Clock Implementation," *IEEE Transactions on CAD/ICAS*, Vol. 15, No. 6, June 1996, pp. 630-643.
71. C. Coelho and G. De Micheli, "Analysis and Synthesis of Concurrent Digital Circuits Using Control-Flow Expressions," *IEEE Transactions on CAD/ICAS*, Vol. 15, No. 8, August 1996, pp. 854-876, and *CSL Report*, CSL-TR-96-694, 1996.
72. G. De Micheli "Progetto Concorrente di Hardware e Software," *Alta Frequenza*, Vol. 8, No. 3, May-June 1996, Vol.8, No.3, pp. 39-43 (in Italian).
73. R. Gupta and G. De Micheli, "Hardware/Software Co-design," *IEEE Proceedings*, Vol. 85, No. 3, March 1997, pp.349-365.
74. L. Benini, A. Bogliolo, P. Vuillod and G. De Micheli, "Clock Skew Optimization for Peak Current Reduction," *Journal of VLSI Signal Processing Systems*, Vol. 16, Issues 2 & 3, June 1997, pp.5-18.
75. R. Gupta and G. De Micheli, "Specification and Analysis of Timing Constraints for Embedded Systems", *IEEE Transactions on CAD/ICAS*, Vol. 16, No.3, pp. 240-256, March 1997.
76. R. Gupta and G. De Micheli, "Constrained Software Synthesis for Embedded Applications", *Journal of System Architecture*, Vol. 43, No.8, May 1997, pp 557-586.
77. A. Bogliolo, L. Benini, G. De Micheli and B. Riccò, "Gate-Level Power and Current Simulation of CMOS Integrated Circuits," *IEEE Transactions on VLSI*, Vol.5, No.4, December 1997, pp.473-488.
78. L. Benini and G. De Micheli, "A Survey of Boolean Matching Techniques for Library Binding," *TODAES, ACM Transactions on Design Automation of Electronic Systems*, Vol. 2, No. 3, July 1997, pp. 193-226.
79. L. Benini, E. Macii, M. Poncino and G. De Micheli, "Telescopic Units: A New Paradigm for Performance Optimization of VLSI Designs," *IEEE Transactions on CAD/ICAS*, Vol. 17, No. 3, March 1998, pp.220-231.
80. L. Benini, P. Vuillod and G. De Micheli, "Iterative re-mapping for logic circuits," *IEEE Transactions on CAD/ICAS*, Vol. 17, No. 10, October 1998, pp. 948-964.
81. L. Benini, A. Bogliolo, M. Favalli and G. De Micheli, "Regression Models for behavioral Power Estimation", *Integrated Computer-Aided Engineering*, Vol. 5, No. 2, 1998, pp. 95-106.
82. L. Benini, G. De Micheli, E. Macii, M. Poncino and S. Quer, "Power Optimization of Core-Based Systems by Address Bus Encoding," *IEEE Transactions on VLSI*, Vol. 6, No. 4, December 1998, pp. 554-562.
83. H. Kapadia, L. Benini and G. De Micheli, "Reducing Switching Activity on Datapath Buses with Control-Signal Gating," *IEEE Solid State Journal*, Vol. 34, No. 3, March 1999, pp. 405-414.
84. L. Benini, A. Bogliolo, G. Paleologo and G. De Micheli, "Policy Optimization for Dynamic Power Management," *IEEE Transactions on CAD*, Vol. 18, No. 6, June 1999, pp. 813-833.
85. L. Benini, G. De Micheli, A. Liroy, E. Macii, G. Odasso and M. Poncino, "Automatic Synthesis of Large Telescopic Units Based on Near-Minimum Timed Supersetting," *IEEE Transactions on Computers*, Vol. 48, No. 8, August 1999, pp. 769-779.
86. A. Bogliolo, L. Benini, B. Riccò and G. De Micheli, "Controllo Dinamico del Consumo di Potenza in Sistemi a Microprocessore," *Alta Frequenza*, Vol. 11, No. 1, Gennaio-Marzo 1999, pp. 29-41 (In Italian).

87. L. Benini, G. De Micheli, E. Macii, M. Poncino, R. Scarsi, "Symbolic Synthesis of Clock-Gating Logic for Power Optimization of Synchronous Networks," *TODAES, ACM Transaction on Design Automation of Electronic Systems.*, Vol.4, No.4, October 1999 , pp. 351-375.
88. L. Benini, G. De Micheli, E. Macii, M. Poncino, R. Scarsi "A Multi-Level Engine for Fast Power Simulation of Realistic Input Streams," *IEEE Transactions on CAD/ICAS*, Vol. 18, No. 4, pp. 459-472, April 2000.
89. L. Benini, G. De Micheli, A. Macii, E. Macii, M. Poncino, "Automatic selection of instruction op-codes of low-power core processors," *IEE Proceedings. Computers and Digital Techniques*, vol. 146, no. 4, pp. 173-178, July 1999.
90. L. Benini, G. De Micheli, A. Macii, E. Macii, M. Poncino and R. Scarsi, "Glitch Power Minimization by Selective Gate Freezing," *IEEE Transactions on VLSI*, pp.287-298, June 2000.
91. L. Benini, A. Bogliolo and G. De Micheli, "A Survey of Design Techniques for System-Level Dynamic Power Management," *IEEE Transactions on VLSI*, June 2000, pp. 299-316.
92. L. Benini and G. De Micheli "System-Level Power Optimization: Techniques and Tools," *TODAES, ACM Transactions on Design Automation of Electronic Systems*, Vol.5, No . 2, pp.115-192, April 2000.
93. L. Benini, and G. De Micheli, "Synthesis of Low-Power Selectively-Clocked Systems from High-Level Specifications," *TODAES, ACM Transactions on Design Automation of Electronic Systems*, Vol.5, No. 3, July 2000, pp. 311-321.
94. A. Bogliolo, L. Benini and G. De Micheli, "Regression-Based Behavioral Power Modeling," *TODAES, ACM Transactions on Design Automation of Electronic Systems*, Vol.5, No. 3, July 2000, pp. 337-372.
95. L. Séméria and G. De Micheli, "Resolution, Optimization and Encoding of Pointer Variables for the Behavioral Synthesis from C," *IEEE Transactions on CAD/ICAS*, February 2001, pp. 213-233.
96. L.Benini, E. Macii and G. De Micheli, "Designing Low Power Circuits: Practical Recipes", *IEEE Circuit and System Magazine*, Vol. 1, No. 1, First Quarter 2001, pp. 6-25.
97. V. Mooney and G. De Micheli, "Hardware/Software Co-Design of Run-Time Schedulers for Real-Time Systems," *Design Automation of Embedded Systems*, Vol. 6, No. 1, pp. 89-144, September 2000.
98. T. Šimunić, L.Benini and G. De Micheli, "Energy-Efficient Design of Battery-Powered Systems," *IEEE Transactions on VLSI*, Vol. 9, No. 1, pp. 15-28, February 2001.
99. Y.-H. Lu and G. De Micheli, "Comparing System-Level Power Management Policies," *IEEE Design and Test*, Vol. 18, No. 2, pp. 10-19, March-April 2001.
100. L. Benini, G. De Micheli, A. Liroy, E. Macii, G. Odasso, M. Poncino, "Synthesis of Power-Managed Sequential Components Based on Computational Kernel Extraction," *IEEE Transactions on CAD/ICAS*, September 2001, pp. 1118-1131.
101. T. Šimunić, L. Benini, P. Glynn, G. De Micheli, "Event-driven Power Management," *IEEE Transactions on CAD/ICAS*, Vol. 20, No. 7, pp. 840-857, July 2001
102. L. Séméria, K. Sato and G. De Micheli, "Synthesis of Hardware Models in C with Pointers and Complex Data Structures," *IEEE Transactions on VLSI*, Vol.9, No. 6, pp.743-756, December 2001.
103. J. Smith and G. De Micheli, "Polynomial Circuit Models for Component Matching in High-Level Synthesis," *IEEE Transactions on VLSI*, Vol.9, No. 6, pp. 783-800, December 2001.
104. L. Benini and G. De Micheli "Networks on Chips: A New SoC Paradigm," *IEEE Computers*, January 2002, pp. 70-78.
105. Y. Lu, L. Benini and G. De Micheli "Power Aware Operating Systems for Interacting Systems," *IEEE Transactions on VLSI*, April 2002, pp. 119-134.
106. E.Y. Chung, L. Benini, G. De Micheli, G. Luculli and M. Carilli, "Value-sensitive Automatic Code Specialization for Embedded Software," *IEEE Transactions on CAD/ICAS*, Vol. 21, No.9, September 2002, pp. 1051-1067. (Cross-listed as Other 395.)
107. E.Y. Chung, L. Benini, A. Bogliolo and G. De Micheli "Dynamic Power Management for Non-Stationary Service Requests," *IEEE Transactions on Computers*, Vol 51, No. 11, November 2002, pp. 1345-1361.
108. Y. Lu, L. Benini, and De Micheli, "Dynamic Frequency Scaling with Buffer Insertion for Mixed Workloads," *IEEE Transactions on CAD/ICAS*, Vol. 21, No. 11, November 2002, pp. 1284-1305.
109. A. Peymandoust, T. Šimunić and G. De Micheli, "Complex Instruction and Software Library Mapping for Embedded Software Using Symbolic Algebra," *IEEE Transactions on CAD/ICAS*, Vol. 22, No. 8, August 2003, pp. 964-975.

110. A. Peymandoust G. De Micheli, "Application of Symbolic Computer Algebra in High-Level Data-Flow Synthesis," *IEEE Transactions on CAD/ICAS*, Vol. 22, No. 9, September 2003, pp.1154-1165.
111. A. Bogliolo, L. Benini, E. Lattanzi and G. De Micheli, "Specification and Analysis of Power-Managed Systems," *IEEE Proceedings*, Vol. 92, No. 8, August 2004, pp. 1306-1346.
112. F. Worm, P. Ienne, P. Thiran and G. De Micheli, "On-chip Self-calibrating Communication Robust to Electrical Parameter Variations, *IEEE Design and Test*, Vol. 21, No. 6, pp. 524-535, Nov/Dec 2004.
113. T. Ye, L. Benini and G. De Micheli, "Packetization and Routing Analysis of On-Chip Multiprocessor Networks," *JSA - Journal of System Architecture*, Vol 50, February 2004, pp. 81-104
114. F. Worm, P. Ienne, P. Thiran and G. De Micheli, "A Robust Self-calibrating Transmission Scheme for On-chip Networks," *IEEE Transactions on VLSI*, Vol. 13, No. 1, January 2005, pp. 126-139.
115. D.Bertozzi, A.Jalabert, S.Murali, R.Tamhankar, S.Stergiou, L.Benini, G. De Micheli, "NoC Synthesis Flow for Customized Domain Specific Multiprocessor Systems-on-Chip", *IEEE Transactions on Parallel and Distributed Systems*, Vol. 16, No. 2, February 2005, pp. 113-129.
116. D.Bertozzi, L.Benini, G. De Micheli, "Error control schemes for on-chip communication links: the energy - reliability trade-off," *IEEE Transactions on CAD*, Vol. 24, No. 6, pp.818-831, 2005.
117. S. Murali, T. Theocharides, N. Vijaykrishnan, M.J. Irwin, L. Benini and G. De Micheli, "Analysis of Error Recovery Schemes for Networks on Chips", *IEEE Design and test of Computers*, Vol. 22, No. 5, September 2005, pp. 434-442.
118. P. Pande, C. Grecu, A. Inavnov, R. Saleh and G. De Micheli, "Design, Synthesis and Test of Networks on Chips", *IEEE Design and Test of Computers*, Vol. 22, No. 5, September 2005, pp. 404-413.
119. S. Yoon, C. Nardini, L. Benini and G. De Micheli, "Discovering Coherent Biclusters from Gene Expression Data Using Zero-Suppressed Binary Decision Diagram", *IEEE Transactions on Computational Biology and Bioinformatics*, Vol. 2, No. 4, pp. 339-354, 2005.
120. S. Yoon, L. Benini and G. De Micheli, "A Pattern-Mining Method for High-Throughput Lab-on-Chip Data Analysis", *IEEE Transactions on CAD*, Vol. 25, No. 2, February 2006, pp. 353-380. (Cross-listed as Book Chapters No. 30.)
121. A. K. Coskun, T. Simunic Rosing, K. Mihic, G. De Micheli, and Y. Leblebici, "Analysis and Optimization of MPSoC Reliability," *J. Low Power Electronics*, vol. 2, no. 1, pp. 56-69, 2006.
122. S. Yoon and G. De Micheli, "Computational Identification of MicroRNAs and their Targets," *Birth Defects Research*, Vol. 78, No. 2, pp. 118-128, June 2006.
123. C. Nardini, L. Benini, and G. De Micheli, "Circuits and Systems for High-Throughput Biology," *IEEE Circuits and Systems* , pp. 10-20, 2006.
124. S. Carrara, F. Grkaynak, C. Guiducci, C. Stagni, L. Benini, Y. Leblebici, B. Samor, and G. De Micheli, "Interface Layering Phenomena in Capacitance Detection of DNA with Biochips," *Sensors & Transducers Journal*, vol. 76, no. 2, pp. 969-977, 2007.
125. K .Mihic, T. Simunic and G. De Micheli, "Power and Reliability Management of SoCs", *IEEE Transactions on VLSI* , Vol. 15, No.4, pp.391-403.
126. S. Yoon, J. C. Ebert, E.-Y. Chung, G. De Micheli, and R. B. Altman. "Clustering protein environments for function prediction: finding PROSITE motifs in 3D". *BMC Bioinformatics*, 2007, 8(Suppl 4):S10 (22 May 2007)
127. S. Murali, L. Benini and G. De Micheli, "An Application-Specific Design Methodology for On-chip Crossbar Generation ", *IEEE Transactions on CAD*, Vol. 26, No.7, pp. 1283-1296, 2007.
128. R. Tamhankar, S. Murali, S. Stergiou, A. Pullini, F. Angiolini, L. Benini and Giovanni De Micheli, " A Timing Error Tolerant Design Methodology for Networks on Chips", *IEEE Transactions on CAD* , Vol. 26, No.7, pp. 1297, 1310, 2007.
129. S. Murali, P. Meloni, D. Atienza, S. Carta, L. Benini, G. De Micheli, and L. Raffo. "Synthesis of Predictable Networks-on-Chip Based Interconnect Architectures for Chip Multi-Processors", *IEEE Transactions on VLSI*, 2007, Vol. 15, No. 8, pp. 869-880, August 2007.
130. D. Atienza, P. Del Valle, G. Paci, F. Poletti, L. Benini, G. De Micheli, J. Mendias and R Hermida, "HW-SW Emulation Framework for Temperature-Aware Design in MPSoCs", *ACM Transactions on Design Automation for Embedded Systems (TODAES)*, Vol. 12, Nr. 3, pp. 1 - 26, August 2007.

131. A. E. Susu, M. Magno, A. Acquaviva, D. Atienza, and G. De Micheli, "Reconfiguration Strategies for Environmentally Powered," *Transaction on HiPEAC-1, Lecture Notes in Computer Science (LNCS)*, vol. 4050, Springer-Verlag Berling Heidelberg New York, no. ISBN: 978-3-540-71527-6, ISSN: 0302-9743, pp. 341-360, 2007.
132. S. Yoon, J. Ebert C, E.-Y. Chung, G. De Micheli, and Altman B, "Clustering protein environments for function prediction: finding PROSITE motifs in 3D," *BMC Bioinformatics*, vol. ISSN 1471-2105, no. 8 (Suppl 4):S10 (22 May 2007), pp. doi:10.1186/1471-2105-8-S4-S10, 2007.
133. N. Genko, D. Atienza, G. De Micheli, and L. Benini, "NoC emulation: a tool and design flow for MPSoC," *Circuits and Systems Magazine, IEEE*, vol. 7, no. issue 4, pp. 42 - 51, 2007.
134. A. Pullini, F. Angiolini, S. Murali, D. Atienza, G. De Micheli, and L. Benini, "Bringing NoCs to 65nm," *IEEE Micro Magazine*, vol. 12, no. 5, September/October, pp. 75 - 85, ISSN: 0272-1732, 2007.
135. A. Di Cara, A. Garg, G. De Micheli, I. Xenarios, and L. Mendoza, "Dynamic simulation of regulatory networks using SQUAD," *BMC Bioinformatics* no. 8:462, 2007.
136. S. Yoon, L. Benini and G. de Micheli, "Co-clustering: A versatile Tool for Data Analysys in Biomedical Informatics", *IEEE Transactions on Information Technology in Biomedicine*, Vol 11, No. 4, pp. 493-494, 2007
137. S. Murali, D. Atienza, L. Benini, and G. De Micheli. "A Method for Routing Packets Across Multiple Paths in NoCs with In-Order Delivery and Fault-Tolerance Guarantees", *VLSI-Design Journal*, Hindawi Publications, 2007.
138. D. Atienza, F. Angiolini, S. Murali, A. Pullini, L. Benini, and G. De Micheli, "Network-On-Chip Design and Synthesis Outlook," *Integration-The VLSI Journal*, 41(2, February, ISSN: 0167-9260), 2008.
139. D. Atienza, P. Raghavan, J.-L. Ayala, G. De Micheli, F. Catthoor, D. Verkest, and M. Lopez-Vallejo, "Joint Hardware-Software Leakage Minimization Approach for the Register File of VLIW Embedded Architectures," *Integration-The VLSI journal, Elsevier Science* vol. 41, no. 1, pp. 38-48, 2008.
140. A. Garg, A. Di Cara, I. Xenarios, L. Mendoza, and G. De Micheli, "Synchronous versus asynchronous modeling of gene regulatory networks," *BIOINFORMATICS*, vol. 24, no. 17, pp. 1917-1925, 2008.
141. M. H. Ben Jamaa, K. E. Moselund, D. Atienza, D. Bouvet, Ionescu Adrian M, Y. Leblebici, and G. De Micheli, "Variability-Aware Design of Multilevel Logic Decoders for Nanoscale Crossbar Memories," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 27, no. 11, pp. 2053-2067, 2008.
142. K. E. Moselund, D. Bouvet, M. H. Ben Jamaa, D. Atienza, Y. Leblebici, G. De Micheli, and M. A. Ionescu, "Prospects for logic-on-a-wire," *Microelectronic Engineering*, vol. 85, no. 5-6, pp. 1406-1409, 2008.
143. A. Mutapcic, S. Boyd, S. Murali, D. Atienza, G. De Micheli, and R. Gupta, "Processor Speed Control with Thermal Constraints," *IEEE Transactions on Circuits and Systems I*, Vol. 56, No. 9, pp. 1994-2007, September 2009.
144. G. De Micheli, "An Outlook on Design Technologies for Future Integrated Systems," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 28, No. 6, pp. 777-790, 2009.
145. F. Mulas, D. Atienza, A. Acquaviva, S. Carta, L. Benini, and G. De Micheli, "Thermal Balancing Policy for Multiprocessor Stream Computing Platforms," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 28, No. 12, pp. 1870-1882, 2009.

Journals (fully refereed and accepted for publication)

146. T. Tao Ye and G. De Micheli, "On-chip implementation of multiprocessor networks and switch fabrics," *International Journal Embedded Systems*, 2009.

Editorials (invited papers)

147. G. De Micheli, "High-Level Synthesis of Digital Circuits," Editorial, *IEEE Design & Test* , October 1990, pp. 6-7.
148. G. De Micheli, "Computer-Aided Design for Hardware/Software Co-design," *IEEE Computer*, January 1993, pp. 85-87.
149. G. De Micheli, "Hardware/Software Co-design," Editorial, *IEEE Micro*, pp.9-10, August 1994.
150. G. De Micheli "Progettazione di Sistemi Digitali Assistita da Calcolatore," *Alta Frequenza*, Vol. 8, No. 3, May-June 1996, Vol.8, No. 3, p. 3 (in Italian).

151. G. De Micheli, "Scanning the Issue: Hardware/Software Co-design," Editorial, *IEEE Proceedings*, Vol. 85, No. 3, March 1997, pp.347-348.
152. A. Ivanov and G. De Micheli, "The network on Chip paradigm in Practice and Research", *IEEE Design and test of Computers*, Vol. 22, No. 5, September 2005, pp. 399-403.
153. G. De Micheli and A. Acquaviva, "Resource Management for MPSoCs - Is Our SoftwareReady for it?," *Frontier Journal* Vol. 4, No. 3, March 07.
154. G. De Micheli, "Designing Micro- and Nanosystems for a Safer and Healthier Tomorrow," *IEEE Design & Test of Computers*, vol. 25, no. 5, pp. 488-494, 2008.

Conference Proceedings (fully refereed and with unlimited distribution)

155. G. De Micheli, A. Sangiovanni-Vincentelli and A. Newton, "New Algorithms for Timing Analysis of Large Circuits," *ISCAS, Proceedings of the International Symposium on Circuit and Systems*, Houston, TX, April 1980, pp. 439-443.
156. G. De Micheli and A. L. Sangiovanni-Vincentelli, "Numerical Properties of Algorithms for the Timing Analysis of MOS VLSI Circuits," *Proceedings of the European Conference on Circuit Theory and Design*, Den Haag (NL), August 1981, and *Memorandum UCB/ERL*, No. 81/25.
157. G. De Micheli and A. Sangiovanni-Vincentelli, "Multiple Folding of Programmable Logic Arrays," *ISCAS, Proceedings of the International Symposium on Circuits and Systems*, Newport Beach, CA, May 1983, pp. 1026-1029.
158. G. De Micheli and A. Sangiovanni-Vincentelli, "PLEASURE: A Computer Program for Simple-Multiple Constrained-Unconstrained Folding of Programmable Logic Arrays," *DAC, Proceedings of the 20th Design Automation Conference*, Miami Beach, FL, June 1983, pp. 530-537. (DAC 83 Best Paper Award). (Cross-listed as Journal No. 42.)
159. G. De Micheli and M. Santomauro, "Topological Partitioning of Programmable Logic Arrays," *ICCAD, Proceedings of the International Conference on Computer Aided Design*, Santa Clara, CA, September 1983, pp.182-184.
160. G. De Micheli and A. L. Sangiovanni-Vincentelli and T. Villa, "Computer Aided Synthesis of PLA-based Finite State Machines," *ICCAD, Proceedings of the International Conference on Computer Aided Design*, Santa Clara, CA, September 1983, pp. 154-157.
161. G. De Micheli, "Optimal Encoding of Control Logic," *ICCD, Proceedings of the International Conference on Circuits and Computer Design*, Rye, NY, October 1984, pp. 16-22.
162. G. De Micheli, R. Brayton and A. Sangiovanni-Vincentelli, "KISS: A Program for Optimal State Assignment of Finite State Machines," *ICCAD, Proceedings of the International Conference on Computer Aided Design*, Santa Clara, CA, November 1984, pp. 209-211.
163. R. Rudell, A. Sangiovanni-Vincentelli and G. De Micheli, "A Finite-State Machine Design System," *ISCAS, Proceedings of the International Symposium on Circuits and Systems*, Kyoto, Japan, June, 1985, pp. 647-650.
164. R. Brayton, N. Brenner, C. Chen, G. De Micheli, C. McMullen and R. Otten, "The Yorktown Silicon Compiler," *ISCAS, Proceedings of the International Symposium on Circuits and Systems*, Kyoto, Japan, June, 1985, pp. 391-394.
165. R. Brayton, C. Chen, G. De Micheli, J. Katzenelson, C. McMullen, R. Otten and R. Rudell, "A Microprocessor Design Using the Yorktown Silicon Compiler," *ICCD, Proceedings of the International Conference on Circuits and Computer Design*, Rye, NY, October 1985, pp. 225-231.
166. G. De Micheli, "Symbolic Minimization of Logic Functions," *ICCAD, Proceedings of the International Conference on Computer Aided Design*, Santa Clara, CA, November 1985, pp. 293-296.
167. G. De Micheli, "Performance-oriented Synthesis in the Yorktown Silicon Compiler," *ICCAD, Proceedings of the International Conference on Computer Aided Design*, Santa Clara, CA, November 1986, pp. 138-142.
168. G. De Micheli and D. Ku, "Hercules, a System for High-Level Synthesis," *DAC, Proceedings of the Design Automation Conference*, Anaheim, CA, June 1988, pp. 483-488.
169. F. Mailhot and G. De Micheli, "Automatic Layout and Optimization of Static CMOS Cells," *ICCD, Proceedings of the International Conference on Circuit and Computer Design*, Rye, NY, October 1988, pp. 180-185.

170. G. Bewick, P. Song, G. De Micheli and M. Flynn, "Approaching a Nanosecond: A 32 Bit Adder," *ICCD, Proceedings of the International Conference on Circuit and Computer Design*, Rye, NY, October 1988, pp. 221-226.
171. V. Rampa and G. De Micheli, "Computer Aided Synthesis of a Bi-dimensional Discrete Transform Chip," *ISCAS, Proceedings of the International Symposium on Circuit and Systems*, Portland, OR, May 1989, pp.220-225, and *CSL Report*, CSL-TR-88-363.
172. T. Klein and G. De Micheli, "Algorithms for Synchronous Logic Synthesis," *ISCAS, Proceedings of the International Symposium on Circuit and Systems*, Portland, OR, pp. 756-761, May 1989.
173. M. Lighthart, A. Bechtolsheim, G. De Micheli and A. El Gamal, "Design of a Digital Audio Input Output Chip," *CICC, Proceedings of the Custom Integrated Circuit Conference*, San Diego, CA, May 1989, pp. 15.1.1-15.1.6.
174. G. De Micheli, "Synthesis Systems for Digital Design," *SBMICRO, Proceedings of the Brazilian Microelectronic Conference*, Porto Alegre, Brazil, July 1989, pp. 481-495.
175. D. Wong, G. De Micheli and M. Flynn, "Designing High-Performance Digital Circuits using Wave Pipelining," *VLSI 89 Conference*, Munchen, W. Germany, August 1989, pp 241-252.
176. D. Wong, G. De Micheli and M. Flynn, "Inserting Active Delay Elements for Wave Pipelining," *ICCAD, Proceedings of the International Conference on Computer Aided Design*, Santa Clara, CA, November 1989, pp. 270-273, and *CSL Report*, CSL-TR-89-386.
177. G. De Micheli, and R. Yip, "Logic Transformations for Synchronous Logic Synthesis," *IEEE Hawaii Conference on System Science*, Kona, HI, January 1990, pp. 407-415.
178. F. Mailhot, and G. De Micheli, "Technology Mapping with Boolean Matching," *European Design Automation Conference*, Glasgow, Scotland, March 1990, pp. 212-216.
179. M. Damiani and G. De Micheli, "Synchronous Logic Synthesis: Circuit Specification and Optimization Algorithms," *ISCAS, Proceedings of the International Symposium on Circuit and Systems*, New Orleans, May 1990, pp. 2566-2570.
180. D. Ku and G. De Micheli, "High-level Synthesis and Optimization Strategies in Hercules and Hebe," *Eurasic, Proceedings of the European Conference on ASIC Design*, Paris, May 1990, pp. 124-129. (Cross-listed as Book Chapter No. 15.)
181. D. Ku and G. De Micheli, "Relative Scheduling Under Timing Constraints," *Design Automation Conference*, Orlando, Florida, June 1990, pp. 59-64 and *CSL Report*, CSL-TR-89-40.
182. M. Damiani and G. De Micheli, "Observability Don't Cares and Boolean Relations," *ICCAD, Proceedings of the International Conference on Computer Aided Design*, Santa Clara, CA, November 1990, pp. 502-506.
183. R. Gupta and G. De Micheli, "Partitioning of Functional Models of Synchronous Digital Systems," *ICCAD, Proceedings of the International Conference on Computer Aided Design*, Santa Clara, CA, November 1990, pp. 216-220.
184. D. Filo, J. Yang, F. Mailhot and G. De Micheli, "Technology Mapping for a Multiple-Output RAM-Based Field Programmable Gate Array," *EDAC, Proceedings of the European Design Automation Conference*, Amsterdam, February 1991, pp. 534-538.
185. G. De Micheli, "Technology Mapping for Digital Circuits," *COMPEURO, Proceedings of the European Computer Conference*, Bologna, Italy, May 1991, pp. 580-586.
186. D. Ku, D. Filo and G. De Micheli, "Optimizing Control by Resynchronization of Operations," *Design Automation Conference*, San Francisco, June 1991, pp. 366-371.
187. S. Ercolani and G. De Micheli, "Technology Mapping for Electrically Programmable Gate Arrays," *Design Automation Conference*, San Francisco, June 1991, pp. 234-239.
188. D. Kasle and G. De Micheli, "An Image Decoding ASIC for Space Based Applications," *Eurasic 91*, Paris, May 1991, pp. 86-91.
189. M. Ishikawa and G. De Micheli, "A Module Selection Algorithm for High-Level Synthesis," *ISCAS, Proceedings of the International Symposium on Circuit and Systems*, Singapore, June 1991, pp. 1777-1780.
190. D. Wong, G. De Micheli, M. Flynn and R. Huston, "A Bipolar Population Counter Using Wave Pipelining to Achieve 2.5x Normal Clock Frequency," *ISSC, Proceedings of the International Solid State Conference*, San Francisco, February 1992, pp. 56-57.

191. M. Damiani and G. De Micheli, "Synthesis and Optimization of Synchronous Logic Circuits from Recurrence Equations," *EDAC, Proceedings of the European Design Automation Conference*, Brussels, March 1992, pp. 226-231.
192. R. Gupta and G. De Micheli, "System-level Synthesis using Re-programmable Components," *EDAC, Proceedings of the European Design Automation Conference*, Brussels, March 1992, pp. 2-7.
193. M. Damiani and G. De Micheli, "Recurrence Equations and the Optimization of Synchronous Logic Circuits," *DAC, Proceedings of the Design Automation Conference*, Anaheim, June 1992, pp. 556-561.
194. R. Gupta, C. Coelho and G. De Micheli, "Synthesis and Simulation of Digital Systems Containing Interacting Hardware and Software Components," *DAC, Proceedings of the Design Automation Conference*, Anaheim, June 1992, pp. 225-230.
195. P. Siegel, G. De Micheli and D. Dill, "Automatic Technology Mapping for Generalized Fundamental-Mode Asynchronous Designs," *DAC, Proceedings of the Design Automation Conference*, Dallas, June 1993, pp. 61-67, and *CSL Report CSL-TR-93-580*. (DAC 93 Best Paper Award).
196. M. Damiani, J. Yang and G. De Micheli, "Optimization of Combinational Logic Circuits Based on Compatible Gates," *DAC, Proceedings of the Design Automation Conference*, Dallas, June 1993, pp. 631-636.
197. J. Burch, D. Dill, E. Wolf and G. De Micheli, "Modeling Hierarchical Combinational Circuits," *ICCAD, Proceedings of the International Conference on Computer Aided Design*, Santa Clara, CA, November 1993, pp. 612-617.
198. J. Yang, M. Damiani and G. De Micheli, "Scheduling with Environmental Constraints Based on Automata Representations," *EDAC, Proceedings of the European Conference on Computer Aided Design*, Paris, 1994, pp. 495-501.
199. L. Benini and G. De Micheli, "State Assignment for Low Power Dissipation," *CICC, Proceedings of the Custom Integrated Circuit Conference*, San Diego, CA, May 1994, pp. 7.4.1-7.4.4.
200. J. Fron, J. Yang, M. Damiani and G. De Micheli, "A Synthesis Framework Based on Trace and Automata Theory," *ISCAS, Proceedings of the International Symposium on Circuits and Systems*, London (UK), May 1994, pp. 291-294.
201. R. Gupta, and G. De Micheli, "Constrained Software Generation for Hardware-Software Systems," *Proceedings of ACM/IEEE Hardware-Software Co-design*, September 1994 pp. 56-64.
202. D. Filo, J. Yang, V. Mooney, and G. De Micheli, "Redesigning Hardware-Software Systems," *Proceedings of ACM/IEEE Hardware-Software Co-design*, September 1994 pp. 116-123.
203. C. Coelho and G. De Micheli, "Dynamic Scheduling and Synchronization Synthesis of Concurrent Digital Systems Under System-level Constraints," *ICCAD, Proceedings of the International Conference on Computer Aided Design*, San Jose, CA, November 1994, pp. 175-181.
204. P. Siegel and G. De Micheli, "Decomposition Methods for Library Binding of Speed-Independent Synchronous Designs," *ICCAD, Proceedings of the International Conference on Computer Aided Design*, San Jose, CA, November 1994, pp. 558-565.
205. L. Benini and G. De Micheli, "Transformation and Synthesis of FSMs for Low-Power Gated-Clock Implementation," *Proceedings of the International Symposium on Low Power Design*, pp. 21-26, April 1995, and reprinted in A. Chandrakasan and R. Brodersen, *Low-Power CMOS Design*, pp. 554-559.
206. A. Bogliolo, B. Riccò, L. Benini and G. De Micheli, "Accurate Logic-Level Power Estimation," *Digest of the International Symposium on Low Power Electronics*, San Jose, CA, pp. 40-41, October 1995.
207. M. Favalli, L. Benini, and G. De Micheli, "Design for Testability for Gated Clock FSMs," *EDTC, Proceedings of the European Design and Test Conference*, Paris, 1996, pp. 589-596.
208. A. Bogliolo, L. Benini, G. De Micheli and B. Riccò, "Gate-Level Current Waveform Simulation of CMOS Integrated Circuits," *Digest of the International Symposium on Low Power Electronics and Design*, Monterey, 1996, pp. 109-112.
209. P. Vuillod, L. Benini, A. Bogliolo and G. De Micheli, "Clock Skew Optimization for Peak Current Reduction," *Digest of the International Symposium on Low Power Electronics and Design*, Monterey, 1996, pp. 265-270.
210. L. Benini, A. Bogliolo, M. Favalli and G. De Micheli, "Regression Models for Behavioral Power Estimation", *PATMOS - Power Timing Modeling Optimization Simulation Workshop*, Bologna, 1996, pp. 179-188.
211. V. Mooney, T. Sakamoto, C. Coelho and G. De Micheli' "Synthesis from Mixed Specifications," *EURODAC, Proceedings of the European Design Automation Conference*, Geneva, 1996, pp. 114-119.

212. L. Benini, A. Bogliolo and G. De Micheli, "Distributed EDA Tool Integration: the PPP Paradigm," *ICCD, Proceedings of the International Conference on Circuits and Computer Design*, Austin, TX, October 1996, pp. 448-453.
213. L. Benini, P.Vuillod, C.Coelho and G. De Micheli, "Synthesis of Low-Power Selectively-Clocked systems from High-Level Specifications," *ISSS, Proceedings of the International Symposium on System Synthesis*, La Jolla, CA, November 1996, pp.57-64.
214. L. Benini, G. De Micheli, E. Macii, D. Sciuto and C.Silvano, "Asymptotic Zero-Transition Activity Encoding for Address Busses in Low-Power Microprocessor-Based Systems," *Proceedings of the Great Lakes Symposium on VLSI*, March 1997, pp.77-82.
215. L. Benini, G. De Micheli, E. Macii, M. Poncino and R.Scarsi, "Symbolic Synthesis of Clock-Gating Logic for Power Optimization of Control-Oriented Synchronous Networks", *EDTC, Proceedings of the European Design and Test Conference*, Paris, 1997, pp. 514-520.
216. A. Bogliolo, L. Benini and G. De Micheli, "Adaptive Least Mean Square Behavioral Power Modeling", *EDTC, Proceedings of the European Design and Test Conference*, Paris, 1997, pp. 404-410.
217. V. Mooney, T. Sakamoto, and G. De Micheli "Run-Time Scheduler Synthesis for Hardware-Software Systems and Application to Robot Control Design," *CODES/CASHE, Proceedings of the International Workshop on Hardware/Software Co-design*, Braunschweig, 1997, pp. 95-99.
218. L. Benini, G. De Micheli, E. Macii, M. Poncino and S. Quer, "System-Level Power Optimization of Special Purpose Applications: The Beach Solution," *ISLPED, IEEE Symposium on Low Power Electronics and Design*, 1997, pp. 24-29.
219. P. Vuillod, L. Benini and G. De Micheli, "Re-mapping for Low Power under Timing Constraints," *ISLPED, IEEE Symposium on Low Power Electronics and Design*, 1997, pp. 287-292.
220. C. Coelho, A. Fernandes and G.De Micheli, "Reducing Coding Style Effects in High-Level Specifications," *SBCCI Proceedings of X Brazilian Symposium on Integrated Circuit Design*, Gramado (Brazil), pp. 273-282, 1997.
221. V. Mooney and G. De Micheli, "Real Time Analysis and Priority Scheduler Generation for Hardware-Software Systems with a Synthesized Run-Time System," *ICCAD, Proceedings of the International Conference on Computer Aided Design*, San Jose, CA, November 1997, pp. 605-612.
222. P.Vuillod, L.Benini and G. De Micheli, "Generalized Matching from Theory to Applications," *ICCAD, Proceedings of the International Conference on Computer Aided Design*, San Jose, CA, November 1997, pp.13-20.
223. L.Benini, G. De Micheli, E. Macii, M. Poncino, and R.Scarsi, "Fast power estimation for deterministic input streams," *ICCAD, Proceedings of the International Conference on Computer Aided Design*, San Jose, CA, November 1997, pp. 494-501.
224. L. Benini, G. De Micheli, A. Macii, E. Macii, M. Poncino, "Reducing Power Consumption of Dedicated Processors Through Instruction Set Encoding", *GLS-VLSI-98: IEEE/ACM 8th Great Lakes Symposium on VLSI*, pp. 8-12, Lafayette, Louisiana, February 1998.
225. L. Benini, G. De Micheli, A. Liouy, E. Macii, G. Odasso, M. Poncino, "Timed Supersetting and the Synthesis of Large Telescopic Units", *GLS-VLSI-98: IEEE/ACM 8th Great Lakes Symposium on VLSI*, pp. 331-337, Lafayette, Louisiana, February 1998.
226. A. Bogliolo, L. Benini and G. De Micheli, "Characterization-Free Behavioral Power Modeling," *DATE, Proceedings of the Design, Automation and Test in Europe Conference*, 1998, pp. 767-773.
227. L. Benini, G. De Micheli, E. Macii, D. Sciuto and C. Silvano, "Address Bus Encoding Techniques for System-Level Power Optimization," *DATE, Proceedings of the Design, Automation and Test in Europe Conference*, 1998, pp. 861-866.
228. H. Kapadia, G. De Micheli and L. Benini, "Reducing Switching Activity on Datapath Buses with Control-Signal Gating," *CICC - Proceedings of the Custom Integrated Circuit Conference*, pp. 589-592, 1998.
229. L. Benini, F. Vermeulen and G. De Micheli, "Finite-State Machine partitioning for low power," *ISCAS, Proceedings of the International Symposium on Circuits and Systems*, Vol II, pp. 5-9, June 1998.
230. G. Paleologo, L. Benini, A. Bogliolo and G. De Micheli, "Policy Optimization for Dynamic Power Management," *DAC - Proceedings of the Design Automation Conference*, 1998, pp. 182-187.
231. J. Smith and G. De Micheli, "Automated Composition of Hardware Components," *DAC - Proceedings of the Design Automation Conference*, 1998, pp.14-19.

232. L. Benini, G. De Micheli, A. Liou, E. Macii, G. Odasso, M. Poncino, "Computational Kernels and their Application to Sequential Power Optimization," *DAC - Proceedings of the Design Automation Conference*, 1998, pp.764-769.
233. M. Platzner and G. De Micheli, "Acceleration of Satisfiability Algorithms by Reconfigurable Hardware," *FPL '98, Proceedings International Workshop of Field Programmable Logic and Applications*, published as R. Hartenstein and Andres, Editors, Lecture Notes in Computer Science, No. 1482, Springer, 1998, pp. 69-78.
234. V. Mooney, D. Rusconi, O. Kathib and G. De Micheli, "Hardware/Software Run-Time Systems and Robotics: A Case Study," *Proceedings of EUROMICRO Conference*, Västerås, Sweeden, 1998, pp. 162-167.
235. S. Minato and G. De Micheli, "Finding all Simple Disjunctive Decompositions Using Irredundant Sum-of-Products Forms," *ICCAD, Proceedings of the International Conference on Computer Aided Design*, San Jose, CA, November 1998, pp. 111-117.
236. L. Sémeria and G. De Micheli, "SpC: Synthesis of Pointers in C, Application of Pointer Analysis to the Behavioral Synthesis from C," *ICCAD, Proceedings of the International Conference on Computer Aided Design*, San Jose, CA, November 1998, pp. 340-346.
237. J. Smith and G. De Micheli, "Polynomial Methods for Component Matching and Verification," *ICCAD, Proceedings of the International Conference on Computer Aided Design*, San Jose, CA, November 1998, pp. 678-685.
238. L. Benini, A. Bogliolo and G. De Micheli, "Dynamic Power Management of Electronic Systems," *ICCAD, Proceedings of the International Conference on Computer Aided Design*, San Jose, CA, November 1998, pp. 696-702.
239. J. Smith and G. De Micheli, "Polynomial Methods for Allocating Complex Components," *DATE, Proceedings of the Design, Automation and Test in Europe Conference*, 1999, pp. 217-222.
240. Eui-Young Chung, L. Benini and G. De Micheli, "Dynamic Power Management for Non-Stationary Service Requests," *DATE, Proceedings of the Design, Automation and Test in Europe Conference*, 1999, pp. 77-81.
241. L. Benini, G. De Micheli, A. Macii, E. Macii and R. Scarsi, *Glitch Power Minimization by Gate Freezing*, *DATE, Proceedings of the Design, Automation and Test in Europe Conference*, 1999, pp. 163-167.
242. G. De Micheli, *Hardware Synthesis from C/C++ Models*, *DATE, Proceedings of the Design, Automation and Test in Europe Conference*, 1999, pp.382-383.
243. Yung-Hsiang Lu and G. De Micheli, "Adaptive Hard Disk Power Management on Personal Computers," *Proceedings of the IEEE Great Lakes Symposium*, 1999, pp. 50-53.
244. Yung-Hsiang Lu, T. Šimunić and G. De Micheli, "Software Controlled Power Management," *CODES, Proceedings of the IEEE Hardware/Sowtware C-design Workshop*, 1999, pp. 157-161.
245. T. Šimunić, L. Benini and G. De Micheli, "Cycle-Accurate Simulation of Energy Consumption in Embedded Systems," *DAC - Proceedings of the Design Automation Conference*, 1999, pp. 867-872.
246. L. Benini, G. De Micheli, E. Macii, G. Odasso and M. Poncino, "Kernel-based Power Optimization of RTL Components: Exact and Approximate Extraction Algorithms," *DAC - Proceedings of the Design Automation Conference*, 1999, pp. 247-252.
247. T. Šimunić, L. Benini and G. De Micheli, "Energy-Efficient Design of Battery-Powered Embedded Systems," *ISLPED, IEEE Symposium on Low Power Electronics and Design*, 1999, pp. 212-217.
248. A. Bogliolo, L. Benini, G. De Micheli and B. Riccò, "Efficient Switching Activity Computation During High-level Synthesis of Control-Dominated Designs," *ISLPED, IEEE Symposium on Low Power Electronics and Design*, 1999, pp. 127-132.
249. L. Benini, G. De Micheli, "System-Level Power Optimization: Techniques and Tools," *ISLPED, IEEE Symposium on Low Power Electronics and Design*, 1999, pp. 288-293.
250. J. Smith and G. De Micheli, "A Methodology for Synthesis with Re-usable Components from Arithmetic Specifications," *ECCTD, Proceedings of the European Conference on Circuit Theory and Design*, Stresa, 1999, Vol. 2, pp. 1195-1198.
251. Y. Sasaki and G. De Micheli, "Cross-talk Delay Analysis using Relative Window Method," *IEEE International ASIC/SOC Conference* 1999, pp. 9-13.
252. E.Y. Chung, L. Benini and G. De Micheli, "Dynamic Power Management using Adaptive Learning Tree," *ICCAD, Proceedings of the International Conference on Computer Aided Design*, San Jose, CA, November 1999, pp. 274-279.

253. T. Šimunić, L. Benini, and G. De Micheli, "Event-Driven Power Management of Portable Systems," *ISSS, Proceedings of Internaltional Symposium on System Synthesis*, pp. 18-23, November 1999.
254. Y. Lu, E.Y. Chung, T. Šimunić, L. Benini and G. De Micheli, "Quantitative Comparison of Power Management Algorithms," *DATE, Proceedings of Design Automation and Test in Europe*, pp.20-26, March 2000.
255. T. Šimunić, L. Benini, P. Glynn and G. De Micheli, "Dynamic Power Management of Portable Systems Using Semi-Markov Decison Processes," *DATE, Proceedings of Design Automation and Test in Europe*, p. 736, March 2000.
256. L. Séméria, K. Sato and G. De Micheli, "Resolution of Dynamic Memory Allocation and Pointers for the Behavioral Synthesis from C," *DATE, Proceedings of Design Automation and Test in Europe*, pp. 312-319, March 2000.
257. Y. Lu, L. Benini and G. De Michelii, "Low-Power Task Scheduling for Multiple Devices," *CODES, Proceedings of the IEEE Hardware/Sowftware C-design Workshop*, pp. 39-43, 2000.
258. Y. Lu, L. Benini, and G. De Micheli, "Operating-System Directed Power Reduction," *ISLPED, IEEE Symposium on Low Power Electronics and Design*, 2000, pp. 37-42.
259. T. Šimunić, H. Vikalo, P. Glynn and G. De Micheli "Energy Efficient Design of Portable Wireless Systems," *ISLPED, IEEE Symposium on Low Power Electronics and Design*, 2000, pp. 49-54.
260. T. Šimunić, L. Benini, P. Glynn and G. De Micheli, "Dynamic Power Management for Portable Systems," *MOBICOM, Proceedings of Internaltional Conference on Mobile Computing and Networking*, August 2000, pp. 11-19.
261. T. Šimunić, L. Benini, G. De Micheli and M. Hans, "Source Code Optimization and Profiling of Energy Consumption in Embedded Systems," *ISSS, Proceedings of Internaltional Symposium on System Synthesis*, September 2000, pp. 193-198.
262. Y. Lu, L. Benini, and G. De Micheli "Requester-Aware Power Reduction," *ISSS, Proceedings of Internaltional Symposium on System Synthesis*, September 2000. pp 18-23.
263. T.T Ye and G. De Micheli, "Data Path Placement with Regularity," *ICCAD, Proceedings of the International Conference on Computer Aided Design*, San Jose, CA, November 2000, pp. 264-270
264. T.Zhang, G. De Micheli and L. Benini, "Component Selection and Matching for IP-Based Design," *DATE, Proceedings of Design Automation and Test in Europe*, March 2001, pp.40-46.
265. T. Šimunić, L. Benini, A. Acquaviva, P. Glynn and G. De Micheli, "Dynamic Voltage Scaling and Power Management for Portable Systems," *DAC - Proceedings of the Design Automation Conference*, June 2001, pp. 524-529.
266. A. Peymandoust and G. De Micheli, "Using Symbolic Algebra in Algorithmic DSP Synthesis," *DAC - Proceedings of the Design Automation Conference*, 2001, pp. 277-282.
267. E.Y. Chung, L. Benini and G. De Micheli, "Automatic Source Code Specialization for Energy Reduction," *ISLPED, IEEE Symposium on Low Power Electronics and Design*, 2001, pp. 80-83.
268. L. Benini and G. De Micheli, "Powering Networks on Chips: Energy-efficient and reliable interconnect design for SoCs," *ISSS, Proceedings of the International Symposium on System Synthesis*, Montreal, October 2001, pp. 33-38.
269. E.Y. Chung, L. Benini and G. De Micheli, "Source Code Transformation based on Software Cost Analysis," *ISSS, Proceedings of the International Symposium on System Synthesis*, Montreal, October 2001, pp. 153-158.
270. P. Panda, L. Séméria and G.De Micheli, "Cache-Efficient Memory Layout of Aggregate Data-Structures," *ISSS, Proceedings of the International Symposium on System Synthesis*, Montreal, October 2001, pp. 101-106.
271. A. Peymandoust and G. De Micheli, "Symbolic Algebra and Timing-Driven Data-Flow Synthesis," *ICCAD, Proceedings of the International Conference on Computer Aided Design*, San Jose, CA, November 2001, pp. 300-305.
272. L. Benini and G. De Micheli, "Networks on Chip: A New Paradigm for Systems on Chip Design," *DATE, International Conference on Design and Test Europe Paris*, 2002, pp. 418-419.
273. D. Bertozzi, L. Benini and G. De Micheli, "Low-Power Error-Resilient Encoding for On-chip Data Busses," *DATE, International Conference on Design and Test Europe Paris*, 2002, pp. 102-109.

274. A. Peymandoust, T. Šimunić and G. De Micheli, "Low-Power Embedded Software Optimization using Symbolic Algebra," *DATE, International Conference on Design and Test Europe* Paris, 2002, pp. 1052-1058.
275. A. Peymandoust, T. Šimunić and G. De Micheli, "Complex Library Mapping for Embedded Software using Symbolic Algebra," *DAC - Proceedings of the Design Automation Conference*, 2002, pp. 325-330.
276. T. Ye and G. De Micheli, "Analysis of Power Consumption on Switch Fabrics in Network Routers," *DAC - Proceedings of the Design Automation Conference*, 2002, pp. 524-530.
277. E.Y. Chung, L. Benini and G. De Micheli, "Contents Provider assisted Dynamic Voltage Scaling for Low Energy MultiMedia Applications," *ISLPED, IEEE Symposium on Low Power Electronics and Design*, 2002, pp. 42-47.
278. T. Ye, S. Chaudhuri, H. Savoj and G. De Micheli, "Physical Synthesis for ASIC Datapath Circuits," *ISCAS, International Symposium on Circuits and Systems*, Vol. 3, pp. 365-368, Tempe, 2002.
279. F. Worm, P. Ienne, P. Thiran and G. De Micheli, "An Adaptive Low-power Transmission Scheme for On-chip Networks," *ISSS, Proceedings of the International Symposium on System Synthesis*, Kyoto, October 2002, pp. 92-100.
280. G. De Micheli "Designing Robust System with Uncertain Information," *ASPDAC, Proceedings of the Asian Pacific Design Automation Conference*, pp. vi-vii, January 2003.
281. T. Ye, L. Benini and G. De Micheli, "Packetized On-Chip Interconnect Communication Analysis," *DATE, International Conference on Design and Test Europe*, 2003, pp. 344-349.
282. T. Taoe Ye and G. De Micheli, "Physical Planning for On-Chip Multiprocessor Networks and Switch Fabrics," *ASAP, Proceedings of the International Conference on Application-specific Systems, Architectures and Processors*, den Haag, 2003, pp. 97-107.
283. A. Peymandoust, L. Pozzi, P. Ienne and G. De Micheli, "Automatic Instruction Set Extension and Utilization for Embedded Processors," *ASAP, Proceedings of the International Conference on Application-specific Systems, Architectures and Processors*, den Haag, 2003, pp. 108-118.
284. G. De Micheli "Robust System Design with Uncertain Information," *Memocode, Proceedings of the IEEE/ACM Conference on Methods and Models for Co-Design*, p. 283, June 2003.
285. A. Jalabert, S. Murali, L. Benini, G.De.Micheli, "XpipesCompiler: A Tool for Instantiating Application Specific Networks on Chip," *DATE, International Conference on Design and Test Europe*, 2004, pp. 884-889.
286. S. Murali, G.De Micheli, "Bandwidth Constrained Mapping of Cores onto NoC Architectures," *DATE, International Conference on Design and Test Europe*, 2004, pp.896-901.
287. S. Yoon, C. Nardini, L. Benini and G. De Micheli "Enhanced pClustering and its Applications to Gene Expression Data," *BIBE*, 2004, pp. 275-282.
288. G. De Micheli, "Reliable Communication in Systems on Chip," *DAC, Design Automation Conference*, 2004, p. 77.
289. S. Murali and G. De Micheli, "SUNMAP: A tools for Automatic Topology Selection and Generation for NOCs," *DAC, Design Automation Conference*, 2004, pp. 914-919.
290. K. Mihic, T. Šimunić, and G. De Micheli, "Reliability and Power Management of Integrated Systems," *DSD – Euromicro Symposium on Digital System Design*, 2004, pp. 5-11.
291. S. Yoon and G.De Micheli, "An Application of Zero-Suppressed Binary Decision Diagrams to Clustering Analysis of DNA Microarray Data," *EMBS - Proceedings of the 26th Annual International Conference*, 2004, pp. 2925-2929.
292. T. Simunic, W. Qadeer, G. De Micheli, "Managing Heterogeneous Wireless Environments via Hotspot Servers" *MMCN - Proceedings of the Multimedia Computing and Networking Conference*, pp. 110-123, 2005.
293. R. Tamhankar, S. Murali and G. De Micheli, "Performance Driven reliable Link for Networks on Chip," *ASPDAC - Proceedings of the Asian Pacific Conference on Design Automation*, Shahghai, 2005, pp. 749-754.
294. S. Murali, L. Benini and G. De Micheli, "Mapping and Physical Planning of Networks on Chip Architectures with Quality of Service Guarantees," *ASPDAC - Proceedings of the Asian Pacific Conference on Design Automation*, Shahghai, 2005, pp. 27-32.

295. S.Stergios, S. Murali, F. Angiolini, D. Bertozzi, S. Carta, L. Raffo and G. De Micheli, "xPipesLite: A Synthesis-Oriented Design Flow for Networks on Chip," *DATE, International Conference on Design and Test Europe*, 2005, pp. 1188-1193.
296. N. Genko, D. Atienza, J. Mendias, R. Hermida, G. De Micheli and F. Catthoor, "A Complete Network-on-Chip Emulation Framework," *DATE, International Conference on Design and Test Europe*, 2005, pp. 246-251.
297. S. Murali and G. De Micheli, "An Application-Specific Design Methodology for ST-Bus Crossbar Generation," *DATE, International Conference on Design and Test Europe*, 2005, pp. 1176-1181.
298. N. Genko, D. Atienza, G. De Micheli, L. Benini, J. Mendias, R. Hermida, and F. Catthoor, "A Novel Approach for Network on Chip Emulation," *ISCAS - International Symposium on Circuits and Systems*, Kobe, 2005, pp. 2365-2368.
299. S. Yoon, L. Benini, and G. De Micheli, "Finding Co-Clusters of Genes and Clinical Parameters," *EMBC - Engineering in Medicine and Biology Conference*, no. 11.3.1.4, 2005.
300. S. Yoon and G. De Micheli, "Prediction and Analysis of Human MicroRNA Regulatory Modules," *EMBC - Engineering in Medicine and Biology Conference*, no. 11.3.2.6, 2005.
301. S. Yoon and G. De Micheli, "Prediction of Regulatory Modules Comprising MicroRNAs and Target Genes," *ECCB - European Conference on Computational Biology* 2005, Vol. 21, Supp.2 pp. ii93-ii100
302. T. Simunic, K. Mihic, and G. De Micheli, "Optimization of Reliability and Power Consumption in Systems on a Chip," *PATMOS - Power Area Timing Worksop for MOS circuits*, pp. 237-246, 2005.
303. A. Coskun, T. Simunic, Y. Leblebici and G. De Micheli, "A Simulation Methodology for Reliability Analysis in Multi-Core SoCs," *GLSVLSI - Proceedings of the Great lake Symposium on VLSI*, April 2006, pp. 95-99.
304. C. Nardini, D. Masotti, S. Yoon, E. Macii, M.D. Kuo, G. De Micheli, L. Benini, "Mining gene sets for measuring similarities," *ISCC, Proceedings of IEEE Symposium on Computers and Communications*, 2006, pp. 227-232.
305. E. Ficarra, E. Macii, G. De Micheli, and L. Benini, "Computer-aided evaluation of protein expression in pathological tissue images," *Computer-Based Medical Systems - CBMS*, pp. 413 - 418, 2006.
306. S. Murali, M. Coenen, A. Radulescu, K. Goossens, and G. De Micheli, "Mapping and Configuration Methods for Multi-Use-Case Networks on Chips," *ASPDAC - Asia and South Pacific Design Automation Conference*, pp. 146-151.
307. S. Murali, M. Coenen, A.i Radulescu, K. Goossens and G. De Micheli, "A Methodology for Mapping Multiple Use-Cases onto Networks on Chips ", *Proc. DATE*, March 2006, pp. 118-123.
308. S. Murali, D. Atienza, L. Benini, G. De Micheli, "A Multi-Path Routing Strategy with Guaranteed In-order Packet Delivery and Fault Tolerance for Networks on Chips", *Proc. DAC*, July 2006, pp. 845-848.
309. D. Atienza, P. Garcia Del Valle, G. Paci, F. Poletti, L. Benini, G. De Micheli, and J. Mendias, "A Fast HW/SW FPGA-Based Thermal Emulation Framework for MultiProcessor SystemonChip," in *DAC- Design Automation Conference*, pp. 618-623, 2006.
310. F. Angiolini, D. Atienza, S. Murali, L. Benini and G. De Micheli, "Reliability Support for On-chip Memories Using Networks-on-Chips", *ICCD*, October 2006.
311. S. Murali, P. Meloni, F. Angiolini, D. Atienza, S. Carta, L. Benini, De Micheli and L. Raffo, "Designing Message-Dependent Deadlock Free Networks on Chips for Application-Specific Systems on Chips", *VLSI-SoC*, October 2006, pp. 158-163.
312. P. Del Valle, D. Atienza, I. Magan, J. Flores, E. Perez, J. Mendias, L. Benini, and G. De Micheli, "A Complete Multi-Processor System-on-Chip FPGA-Based Emulation Framework," i *IFIP/IEEE International Conference on Very Large Scale Integration - VLSI-SoC*, pp. 140-145, October 2006.
313. M. Coenen, S. Murali, A. Radulescu, K. Goossens and G. De Micheli, "A buffer sizing Algorithm for Networks on Chip using TDMA and credit based end to end Flow Control", *CODES+ISSS*, October 2006.
314. S. Murali, R. Tamhankar, F. Angiolini, A. Pullini, D. Atienza, L. Benini and G. De Micheli, "Comparison of a Timing-Error Tolerant Scheme with a Traditional Re-transmission Mechanism for Networks on Chips", *International Symposium on Systems on Chips*, November 2006, pp. 130-135.
315. D. Atienza, P. Raghavan, J. Ayala, G. De Micheli, F. Catthoor, D. Verkest, and M. Lopez-Vallejo, "Compiler-Driven Leakage Energy Reduction in Banked Register Files," in J. Vounckx, N. Azemard and P. Maurine, Editors, *Integrated Circuit and System Design: Power and Timing Modelling, Optimization and Simulation (PATMOS)*, Springer, 2006, pp. 107-116.

316. I. Folcarelli, T. Kluther, A. E. Susu, A. Acquaviva, and G. De Micheli, "An Opportunistic Reconfiguration Strategy for Environmentally Powered Devices," *ACM International Conference on Computing Frontiers*, 2006, pp. 171-176.
317. S. Murali, P. Meloni, F. Angiolini, D. Atienza, S. Carta, L. Benini, G. De Micheli and L. Raffo, "Design of Application-Specific Networks on Chips with Floorplan Information", *ICCAD*, November 2006, pp.355-362.
318. P. Del Valle, D. Atienza, I. Magan, J. Flores, E. Perez, J. Mendias, L. Benini, and G. De Micheli, "Architectural Exploration of MPSoC Designs Based on an FPGA Emulation Framework" , *DCIS- XXI Conference on Design of Circuits and Integrated Systems* , pp. 12-18, 2006.
319. S. Yoon, A. Garg, E.-Y. Chung, H. S. Park, W. Y. Park, and G. De Micheli, "Exploiting Binary Abstractions in Deciphering Gene Interactions," in *Engineering in Medicine and Biology Society, EMBS '06*, pp. 5858-5863, 2006.
320. S. Carta, A. Acquaviva, P. G. Del Valle, M. Pittau, D. Atienza, F. Rincon, G. De Micheli, L. Benini, and J. M. Mendias. "Multi-Processor Operating System Emulation Framework with Thermal Feedback for Systems-on-Chip" *17th ACM Great Lakes Symposium on VLSI*, 2007, pp. 311-316.
321. J. Ayala, P. Raghavan, D. Atienza, F. Catthoor, G. De Micheli, and M. Lopez-Vallejo, " Reduction of Register File Delay Due to Process Variability in VLIW Architectures", *IEEE International Symposium on Circuits and Systems (ISCAS)* , New Orleans, USA, pp.121-124, 2007.
322. A. Garg, I. Xenarios, L. Mendoza, and G. De Micheli, "An Efficient Method for Dynamic Analysis of Gene Regulatory Networks and in silico Gene Perturbation Experiments," in *11th Annual International Conference on Research in Computational Molecular Biology, RECOMB 2007*, Lecture Notes in Computer Science, Springer, 2007.
323. A. Garg, L. Mendoza, I. Xenarios, and G. De Micheli, "Modeling of Multiple Valued Gene Regulatory Networks," in *29th Annual International Conference of the IEEE. EMBS, 2007*, vol. IEEE CNS, pp. 1398 - 1404, 2007.
324. S. Murali, A. Mutapcic, D. Atienza, R. Gupta, S. P. Boyd, and G. De Micheli, "Temperature-Aware Processor Frequency Assignment for MPSoCs Using Convex Optimization," in *International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)*, ISBN: 978-1-59593-824-4/07/0009, pp. 111-116, 2007.
325. F. J. Rincn, A. E. Susu, M. Snchez-lez, D. Atienza, and G. De Micheli, "A Simulation Model for Wireless Sensor Networks Based on TOSSIM," in *XXII Conference on Design of Circuits and Integrated Systems (DCIS)*, no. ISBN: 978-84690-86929-2, (Barcelona), pp. pp. 278-283, IMSE, 2007.
326. P. G. Del Valle, D. Atienza, G. Paci, F. Poletti, L. Benini, G. De Micheli, J. M. Mendias, and R. Hermida, "Application of FPGA Emulation to SoC Floorplan and Packaging Exploration," in *XXII Conference on Design of Circuits and Integrated Systems*, no. ISBN: 978-84690-86929-2, (Barcelona), pp. 236-240, Departament d'Electrnica-Universitat de Barcelona, Spain, 2007.
327. A. Pullini, F. Angiolini, P. Meloni, D. Atienza, S. Murali, L. Raffo, G. De Micheli, and L. Benini, "NoC Design and Implementation in 65 nm Technology," in *First International Symposium on Networks-on-Chips (NoC)*, pp. 273-282, 2007.
328. H. Ben Jamaa, K. Moselund, D. Atienza, D. Bouvet, A. Ionescu, Y. Leblebici, and G. De Micheli, "Fault-Tolerant Multi-Level Logic Decoder for Nanoscale Crossbar Memory Arrays," in *International Conference on Computer-Aided Design (ICCAD)*, no. ISBN: 1-4244-1382-6/07, pp. 765-772, 2007.
329. F. Angiolini, H. Ben Jamaa, D. Atienza, L. Benini, and G. De Micheli, "Improving the Fault Tolerance of Nanometric PLA Designs," in *Design Automation and Test in Europe (DATE)*, no. ISBN: 978-3-9810801-2-4, pp. 570-575, 2007.
330. S. Carrara, F. K. Grkaynak, C. Guiducci, C. Stagni, L. Benini, Y. Leblebici, B. Samor and G. De Micheli, Interface Layering Phenomena in Capacitance Detection of DNA with Biochips *Sensors & Transducers Journal*, Vol. 76 (2007), 969-977.
331. D. Atienza, S. Bobba, M. Poli, G. De Micheli and L.Benini, "System-Level Design for Nano-Electronics," *Proceedings ICECS*, pp. 747-751, 2001.
332. D. Atienza, G. De Micheli, L. Benini, J. Ayala, P. Del Valle, M. DeBole, and V. Narayanan, "Reliability-Aware Design for Nanometer-Scale Devices," in *Asia and South Pacific Design Automation Conference (ASP-DAC)*, no. ISSN: 1530-1591/05, pp. 549 - 554, 2008.
333. F. Rincn, M. Paselli, J. Recas, Q. Zhao, M. Sanchez-Elez, D. Atienza, J. Penders, and G. De Micheli, "OS-Based Sensor Node Platform and Energy Estimation Model for Health-Care Wireless Sensor Networks," in *Design, Automation and Test in Europe (DATE '08)*, 2008.

334. F. Mulas, M. Buttu, M. Pittau, S. Carta, D. Atienza, A. Acquaviva, L. Benini, and G. De Micheli, "Thermal Balancing Policy for Streaming Computing on Multiprocessor Architectures," in *Design, Automation and Test in Europe (DATE '08)*, 2008.
335. S. Murali, D. Atienza, L. Benini, and G. De Micheli, "Temperature Control of High Performance Multicore Platforms Using Convex Optimization," in *Design, Automation and Test in Europe (DATE '08)*, 2008.
336. A. Garg, D. Banerjee, and G. De Micheli, "Implicit Methods for Probabilistic Modeling of Gene Regulatory Networks," in *30th IEEE EMBS Annual International Conference 2008*, Vancouver, Canada, 2008.
337. V. Rana, D. Atienza, M. D. Santambrogio, D. Sciuto, and G. De Micheli, "A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication," in *16th IFIP/IEEE International Conference on Very Large Scale Integration*, pp. 321-326, 2008.
338. S. Carrara, A. Cavallini, G. De Micheli, J. Olivo, L. Benini, V. V. Shumyantseva, and A. I. Arhakov, "Circuits Design and Nano-Structured Electrodes for Drugs Monitoring in Personalized Therapy," in *BioCAS 2008, Biomedical Circuits and Systems Conference*, 2008.
339. H. Ben Jamaa, D. Atienza, Y. Leblebici, and G. De Micheli, "Programmable Logic Circuits based on Ambipolar CNFET," in *45th Design Automation Conference*, 2008.
340. Y. Temiz, F. Gurkaynak, S. Terrettaz, H. Vogel, G. De Micheli, Y. Leblebici, C. Guiducci, and L. Benini, "Real-Time High-Sensitivity Impedance Measurement Interface for Tethered BLM Biosensor Arrays," in *IEEE SENSORS 2008*, pp. 650-653, 2008.
341. A. Susu, A. Acquaviva, A. Atienza, and A. De Micheli, "Stochastic Modeling and Analysis for Environmentally Powered Wireless Sensor Nodes," in *6th Intl. Symposium on Modeling and Optimization in Mobile, Ad Hoc, and Wireless Networks (WiOPT'08)*, vol. 1, pp. 11 - 20, 2008.
342. A. Sathanur, A. Pullini, L. Benini, G. De Micheli, and E. Macii, "Physically clustered Forward Body Biasing for variability compensation in nano-meter CMOS design," in *Design, Automation & Test in Europe, DATE 2009*.
343. F. Zanini, D. Atienza, and G. De Micheli, "A Control Theory Approach for Thermal Balancing of MPSoC," in *14th Asia and South Pacific Design Automation Conference (ASP-DAC 09)*, vol. 1, pp. 7-12, 2009.
344. C. Seiculescu, S. Murali, L. Benini, and G. De Micheli, "SunFloor 3D: A Tool for Networks on Chip Topology Synthesis for 3D Systems on Chip," in *DATE*, 2009.
345. S. Murali, C. Seiculescu, L. Benini, and G. De Micheli, "Synthesis of Networks on Chips for 3D Systems on Chips," in *ASPDAC 2009*, 2009.
346. E. Ngangue, N. Khaled, and G. De Micheli, "An Analytical Model for the Contention Access Period of the Slotted IEEE 802.15.4 with Service Differentiation," in *ICC*, 2009.
347. F. J. Rincon, L. Gutierrez, M. Jimenez, V. Diaz, N. Khaled, D. Atienza, M. Sanchez-Elez, J. Recas, and G. De Micheli, "Implementation of an automated egg-based diagnosis for a wireless body sensor platform," in *International Conference on Biomedical Electronics and Devices*, 2009.
348. S. Bobba, J. Zhang, A. Pullini, D. Atienza, S. Mitra, and G. De Micheli, "Design of Compact Imperfection-Immune CNFET Layouts for Standard-Cell-Based Logic Synthesis," in *Design, Automation & Test in Europe, DATE*, 2009.
349. M. H. Ben Jamaa, D. Atienza, Y. Leblebici, and G. De Micheli, "A Stochastic Perturbative Approach to Design a Defect-Aware Thresholder in the Sense Amplifier of Crossbar Memories," in *14th IEEE/ACM Asia and South Pacific Design Automation Conference*, 2009.
350. S. Carrara, C. Boero, and G. De Micheli, "Quantum Dots and Wires to improve Enzymes-Based Electrochemical Bio-sensing," in *Nano-Net 2009*, 2009.
351. S. Carrara, A. Cavallini, Y. Leblebici, G. De Micheli, V. Bhalla, F. Valle, B. Samori, L. Benini, B. Ricco, V. Vikholm-Lundin, and T. Munter, "New probe immobilizations by lipoate-diethanolamine or ethylene-glycol molecules for capacitance DNA chip," in *IWASI*, pp. 9-14, 2009.
352. Y. Temiz, S. Carrara, A. Cavallini, and Y. Leblebici, "3d Architecture and Replaceable Layers for Label-Free DNA Biochips," *IWASI*, pp. 35-40, 2009.
353. C. Boero, S. Carrara, and G. De Micheli, "Sensitivity Enhancement by Carbon Nanotubes: Applications to Stem Cell Cultures Monitoring," *PRIME*, pp. 260-263, 2009.
354. S. Carrara, A. Cavallini, A. Garg, and G. De Micheli, "Dynamical Spot Queries to Improve Specificity in P450s based Multi-Drugs Monitoring," *IEEE/ICME International Conference on Complex Medical Engineering*, pp. 1-6, 2009.

355. D. Sacchetto, M. H. Ben Jamaa, G. De Micheli, and Y. Leblebici, "Fabrication and Characterization of Vertically Stacked Gate-All-Around Si Nanowire FET Arrays," *ESSDERC*, 2009.
356. M. H. Ben Jamaa, S. Carrara, J. Georgiou, N. Archontas, and G. De Micheli, "Fabrication of Memristors with Poly-Crystalline Silicon Nanowires," *IEEE Nano*, 2009.
357. M. H. Ben Jamaa, G. Cerofolini, Y. Leblebici, and G. De Micheli, "Complete Nanowire Crossbar Framework Optimized for the Multi-Spacer Patterning Technique," *CASES*, 2009.
358. V. F. Pavlidis and G. De Micheli, "Power Distribution Paths for 3-D IC," in *ACM Great Lakes VLSI Symposium*, pp. 261-268, 2009.
359. I. Savidis, V. F. Pavlidis, E. G. Friedman, and G. De Micheli, "Clock and Power Distribution Networks for 3-D ICs," *ACM/IEEE Conference on Design, Automation, and Test in Europe*, 2009.
360. H. Ben Jamaa, Y. Leblebici, and G. De Micheli, "Decoding Nanowire Arrays Fabricated with the Multi-Spacer Patterning Technique," in *DAC - Design Automation Conference*, 2009.
361. C. Seiculescu, S. Murali, L. Benini, and G. De Micheli, "NoC Topology Synthesis for Supporting Shutdown of Voltage Islands in SoCs," *DAC 2009*, pp. 822-825, 2009.
362. B. Ben Jamaa, K. Mohanram, and G. De Micheli, "Novel Library of Logic Gates with Ambipolar CNTFETs: Opportunities for Multi-Level Logic Synthesis," *Design, Automation and Test in Europe*, pp. 622-627, 2009.
363. F. Zanini, D. Atienza, L. Benini, and G. De Micheli, "Multicore Thermal Management with Model Predictive Control," *European Conference on Circuit Theory and Design (ECCTD 2009)*, vol. 1, (New York), pp. 90-95, IEEE Press, 2009.
364. F. Zanini, D. Atienza, A. K. Coskun, and G. De Micheli, "Optimal Multi-Processor SoC Thermal Simulation via Adaptive Differential Equation Solvers," *IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)*, pp. 80-85, IEEE/IFIP Press, 2009.

Conference Proceedings Abstracts (fully refereed)

365. C. Nardini, S. Cha, D. Wang, M. Diehn, M. Mayo, L. Benini, G. De Micheli, M. Kuo, "A Non-invasive Approach for Molecular Characterization of Glioblastoma Multiforme: MRI Correlation with cDNA Expression Profiles, *AANS - Proceedings of the 6th annual meeting of Neurological Surgeons*, San Francisco, 2004. (www.ans.org)
366. D.S. Wand, S. Cha, C. Nardini, M. Diehn, B.K.Chan, L. Benini, G. De Micheli and M. Kuo, "A Method for Extracting Imaging Correlations with Alterations in Global Gene Expression." *RSNA - Proceedings of the Radiological Society of North America Conference*, Chicago, 2004. (www.rsna.org)
367. E. Ficarra, G. De Micheli, S. Yoon, L. Benini and E. Macii "Bioimaging and Functional Genomics," *pHealth*, Luzern, Switzerland, 2006.

Other Publications (fully refereed and with limited distribution)

368. R. Brayton and G. De Micheli, "A Method for Minimizing Critical Timing of a Digital System," *IBM Technical Disclosure Bulletin*, Vol. 30, No. 2, July 1987, pp. 586-589.
369. G. De Micheli and A. Ruehli, "Switching-time of MOS Transistors in Presence of Inductive Effects," *IBM Technical Disclosure Bulletin*, Vol. 31, No. 8, January 1989, pp. 447-448.
370. G. De Micheli, "Synchronous Logic Synthesis," *International Workshop on Logic Synthesis*, Research Triangle Park, May 1989.
371. M. Damiani and G. De Micheli, "The Role of Don't Care Conditions in Synchronous Circuit Optimization," *SASIMI '90, Proceedings of the Synthesis and Simulation Meeting and International Interchange*, Kyoto, Japan, October 1990, pp. 55-62.
372. D. Filo, D. Ku and G. De Micheli, "Optimizing Control by Delayed Execution of Operations," *International High-Level Synthesis Workshop*, Buelerhoehe, Germany, March 1991, pp. 118-125.
373. M. Damiani and G. De Micheli, "Derivation of Don't Care Conditions by Perturbation Analysis of Combinational Multiple-Level Logic Circuits," *International Logic Synthesis Workshop*, Raleigh, May 1991, Vol. 2, pp. 1-12.

374. A.Bedarida, S. Ercolani and G. De Micheli, "A New Technology Mapping Algorithm for the Design and Evaluation of Field-Programmable Gate Arrays," *ACM International Workshop on Field-Programmable Gate Arrays*, February 1992, pp.103-108.
375. G. De Micheli, "Synthesis of High-Performance Digital Circuits: Logic Transformations for Cycle-Time Reduction of Synchronous Circuits," *SASIMI '92, Proceedings of the Synthesis and Simulation Meeting and International Interchange*, Kobe, Japan, April 1992,pp. 133-142.
376. R. Gupta, C. Coelho and G. De Micheli, "Program Implementation Schemes for Hardware-Software Systems," *ACM Workshop on Hardware-Software Co-design*, October 1992. (Cross-listed as Journal No. 61.)
377. D. Ku, D.Filo, C. Coelho and G. De Micheli, "Interface Optimization for Concurrent Systems Under Timing Constraints using Interface Matching," *International High-Level Synthesis Workshop*, Dana Point, California, November 1992, pp. 202-213.
378. J.Fron, J.Yang, M. Damiani and G. De Micheli, "A Synthesis Framework Based on Trace and Automata Theory," *International Workshop on Logic Synthesis*, 5c-1, 5c-15, May 1993.
379. C. Coelho, D. Ku and G.De Micheli, "An Algebra for Modeling Concurrent Digital Systems," *TAU, ACM International Workshop on Timing Issues*, Malente (Germany), September 1993.
380. L. Benini and G. De Micheli, "Optimal Synthesis of Gated-Clocks for Low-Power Finite-state Machines," *International Logic Synthesis Workshop*, 1995.
381. L. Benini, M. Favalli and G. De Micheli, "Generalized Matching: a New Approach to Concurrent Logic Optimization and Library Binding," *International Logic Synthesis Workshop*, 1995.
382. L. Benini and G. De Micheli, "A Survey of Boolean Matching Techniques for Library Binding," *Proceedings of the Logic and Architecture Workshop*, Grenoble, 1995.
383. A. Bogliolo, L. Benini D. Guan, D. Ku, and G. De Micheli "Open Distributed EDA Environments on the Web" *SASIMI '96, Proceedings of the Synthesis and Simulation Meeting and International Interchange*, Fukuoka, Japan, 1996, pp.47-56.
384. V.Bertacco, S.Minato, P. Verplaetse, L.Benini and G. De Micheli, "Decision Diagrams and Pass-Transistor Logic Synthesis", *International Logic Synthesis Workshop*, 1997.
385. L.Benini, G. De Micheli, E. Macii, M.Poncino, Q.Quer, D.Sciuto and C.Silvano, "On-going Research on Address Bus Encoding for Low-Power: a Status Report", *International Logic Synthesis Workshop*, 1997.
386. L. Benini, . De Micheli, E. Macii and M. Poncino, "Telescopic Units: a New Paradigm for Performance Optimization of VLSI Design," *International Logic Synthesis Workshop*, 1997.
387. A. Bogliolo, L. Benini, G. De Micheli, B. Riccò, "Stima di potenza nella progettazione di circuiti integrati a basso consumo," *AEI Annual meeting*, pp. 137 - 142, Baveno, 1997 (in Italian).
388. L. Benini and G. De Micheli "Dynamic Power Management of Electronic Circuits and Systems," *SASIMI '97, Proceedings of the Synthesis and Simulation Meeting and International Interchange*, Osaka, Japan, 1996, pp. 3-10.
389. L. Benini, G. De Micheli, E. Macii, M. Poncino and R. Scarsi, "Integrating Logic-level Power Management Techniques," *SASIMI '97, Proceedings of the Synthesis and Simulation Meeting and International Interchange*, Osaka, Japan, 1996, pp. 59-65.
390. L. Sémeria and G. De Micheli, "Encoding of Pointers for Hardware Synthesis," *Proceedings of the Logic and Architecture Workshop*, Grenoble, 1998.
391. M. Barocci, L. Benini, A. Bogliolo, B. Riccò and G. De Micheli, "Look-up Table Power Macro-models for Behavioral Library Components," *Proceedings Volta Memorial Conference*, Como, pp. 173-181, 1999.
392. L. Benini, A. Bogliolo, and G. De Micheli, "Dynamic Power Management for Electronic Systems," *Proceedings Volta Memorial Conference*, Como, pp. 23-31, 1999.
393. L. Sémeria, K. Sato and G. De Micheli, "Memory Representation and Hardware Synthesis of C Code with Pointers and Complex Data Structures," *SASIMI '00, Proceedings of the Synthesis and Simulation Meeting and International Interchange*, Kyoto, Japan (2000), pp. 43-48.
394. Eui-Young Chung, L. Benini and G. De Micheli, "Energy Efficient Source Code Transformations based on Value Profiling," Proceedings of the International Workshop on Compilers and Operating Systems for Low Power, Philadelphia, October 2000.
395. E.Y. Chung, L. Benini, De Micheli, G. Luculli and M. Carilli, "Value-sensitive Automatic Code Specialization for Energy Reduction," *ST Journal of System Research*, Vol. 3, No. 1, pp. 29-48, 2002. (Cross-listed as Journals 106.)

396. W. Qadeer, T. Simunic, J. Ankorn, V. Krishnan and G. De Micheli, "Heterogeneous wireless network management," *PACS - Workshop on Power-Aware Computer Systems*, San Diego, December 2003.
397. N. Genko, D. Atienza and G. De Micheli, NoC Emulation on FPGA: HW/SW Synergy for NoC Features Exploration , in G.R. Joubert, W.E. Nagel, F.J. Peters, O.Plata, P. Tirado, E. Zapata, Editors, Parallel Computing: Current & Future Issues of High-End Computing , *Proceedings of the International Conference ParCo*, 2005.
398. P. Meloni, S. Murali, S. Carta, M. Camplani, L. Raffo and G. De Micheli, "Routing Aware Switch Hardware Customization for Networks on Chips", *Nano-net*, September 2006.
399. D. Atienza, S. Murali, F. Angiolini, L. Benini, G. De Micheli, J. Mendias, and R. Hermida, "Diseo de redes en chip de propsito especfico con informacin de rutado fsico," *XVII Jornadas de Parelelismo*, 2006. (in Spanish).
400. I. Hatirnaz, S. Badel, N. Pazos, Y. Leblebici, S. Murali, D. Atienza, and G. De Micheli, "Early Wire Characterization for Predictable Network-on-Chip Global Interconnects", *System Level Interconnect Prediction (SLIP)*. Workshop, 2007.

Other Publications (technical reports)

401. G. De Micheli, "A SATAN Controlled High Voltage Distributor," *Report NA4/37*, CERN-European Center for Nuclear Research, Geneva (CH), November 1978.
402. G. De Micheli, "Computer Aided Synthesis of PLA-based Systems," *Ph.D. Dissertation*, University of California, Berkeley, 1983, and UCB/ERL Memo. No. M84/31.
403. D. Ku and G. De Micheli, "Hardware C: A Language For Hardware Description," *CSL Report*, CSL-TR-88-362, 1988.
404. D. Ku and G. De Micheli, "Hardware C: A Language For Hardware Description (Version 2.0)," *CSL Report*, CSL-TR-90-419, 1990.
405. R. Gupta and G. De Micheli, "Vulcan: a System for High-Level Partitioning of Synchronous Digital Circuits," *CSL Report*, CSL-TR-91-471, 1991.
406. M. Lighthart and G. De Micheli, "Automatic Test Pattern generation for Logic Synthesis Systems," *Philips Research Palo Alto Report*, PRPA 9101, 1991.
407. R. Schutten, D. Ku and G. De Micheli, "ODE: A Design Environment for High-Level Synthesis," *Philips Research Palo Alto Report*, PRPA 9102, 1991.
408. J. Yang and G. De Micheli, "Spectral Techniques for Technology Mapping," *CSL Report*, CSL-TR-91-498, 1991.
409. R. Gupta and G. De Micheli, "System Synthesis via Hardware-Software Co-design," *CSL Report*, TR-92-548, Stanford, 1992.
410. G. De Micheli, R. Otten and T. Vierhaus *Workshop on High-Level Synthesis Algorithms, Tools and Design*, GMD Studien Nr. 276, December 1995.
411. A. Bogliolo, L.Benini, G.De Micheli and B. Riccò, "PPP: A Gate-Level Power Simulator - A World Wide Web Application," *CSL Report*, TR-96-691, Stanford, 1996.
412. V. Bertacco, S. Minato, P. Verplaetse, L. Benini and G.De Micheli "Decison Diagrams and Pass Transistor Logic Synthesis," *CSL Report*, TR-97-748, Stanford, 1997.
413. V. Mooney and G.De Micheli "Hardware/Software Co-design of Run-time Schedulers for Real-Time Systems," *CSL Report*, TR-97-739, Stanford, 1997.
414. G.De Micheli "Internet: Services and Opportunities in the 21st Century," *Mémento technique No. 11*, Conseil Scientifique, France Telecom, pp. 23-30.
415. C. Boero, S. Carrara and G. De Micheli, "Design and Optimization of a Lactate Amperometric Biosensor based on Lactate Oxidase and Multi Walled-Carbon Nanotubes," Nanotech, Montreux, November 2008.