Luca Benini – List of Publications

Peer-Reviewed International Journals:

1. L. Benini, P. Siegel, G. De Micheli. **Saving power by synthesizing gated clocks for sequential circuits**. IEEE DESIGN & TEST OF COMPUTERS, vol. 11, no. 4, pp. 32–40, 1994

2. L. Benini, G. De Micheli. **State assignment for low-power dissipation**. IEEE JOURNAL OF SOLID STATE CIRCUITS, vol. 30, no. 3, pp. 258–268, 1995

3. L. Benini, G. De Micheli. **Automatic synthesis of low-power gated-clock Finite-State Machines**. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, vol. 15, no. 6, pp. 630–643, 1996

4. L. Benini, P. Vuillod, A. Bogliolo, G. De Micheli. **Clock-skew optimization for peak current reduction**. KLUWER JOURNAL OF VLSI SIGNAL PROCESSING, vol. 16, no. 2/3, pp. 117–130, 1997

5. L. Benini, G. De Micheli. **A survey of Boolean matching techniques for library binding**. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, vol. 2, no. 3, pp. 193–226, 1997

6. A. Bogliolo, L. Benini, G. De Micheli, B. Riccò. **Gate-Level power and current estimation of Cell-Based CMOS Circuits**. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION SYSTEMS, vol. 5, no. 4, pp. 473–488, 1997

7. L. Benini, A. Bogliolo, G. De Micheli. **Regression models for behavioural power estimation**. INTEGRATED COMPUTER-AIDED ENGINEERING, vol. 5, no. 2, pp. 95–106, 1998

8. L. Benini, G. De Micheli, E. Macii, M. Poncino, **Telescopic units: a new paradigm for performance optimization of VLSI designs**, IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, vol. 17, no. 3, pp. 220-232, March 1998.

9. L. Benini, P. Vuillod, G. De Micheli, **Iterative re-mapping for logic circuits**, IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, vol. 17, no. 10, pp. 948–964, Oct. 1998.

10. L. Benini, G. De Micheli, E. Macii, M. Poncino, S. Quer, **Power optimization of core-based systems by address bus encoding**, IEEE TRANSACTIONS ON VERY LARGE-SCALE INTEGRATION SYSTEMS, vol. 6, no. 4, pp. 578–581, Dec. 1998.

11. A. Bogliolo, L. Benini, **Robust power macro-models**, IEEE TRANSACTIONS ON VERY LARGE-SCALE INTEGRATION SYSTEMS, vol. 6, no. 4, pp. 554–562, Dec. 1998.

12. H. Kapadia, L. Benini, G. De Micheli, **Reducing switching activity on datapath busses with control-signal gating**, IEEE JOURNAL OF SOLID-STATE CIRCUITS, vol. 34, no. 3, pp. 404–414, March 1999.

13. L. Benini, A. Bogliolo, G. Paleologo, G. De Micheli, **Policy Optimization for Dynamic Power Management**, IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, vol. 18, no. 6, pp. 813–833, June 1999.

14. L. Benini, G. De Micheli, A. Macii, E. Macii, M. Poncino, **Automatic selection of instruction op-codes of Low-Power Core Processors**, IEE PROCEEDINGS. COMPUTERS AND DIGITAL TECHNIQUES, vol. 146, no. 4, pp. 173–178, July 1999.

15. L. Benini, G. De Micheli, A. Lioy, E. Macii, G. Odasso, M. Poncino, **Automatic Synthesis of Large Telescopic Units Based on Near-Minimum Timed Supersetting**, IEEE TRANSACTIONS ON COMPUTERS, vol. 48, no. 8, pp. 769–779, August 1999.

16. L. Benini, G. De Micheli, E. Macii, M. Poncino, R. Scarsi, **Symbolic Synthesis of Clock-Gating Logic for Power Optimization of Synchronous Controllers**, ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, vol. 4, no. 4, pp. 351–375, October 1999.

17. L. Benini, G. De Micheli, E. Macii, M. Poncino, R. Scarsi, **A Multilevel Engine for Fast Power Simulation of Realistic Input Streams**, IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, vol. 19, no. 4, pp. 459–472, April 2000.

18. L. Benini, G. De Micheli, **System-Level Power Optimization: Techniques and Tools**, ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, vol. 5, no. 2, pp. 115-192, April 2000.

19. L. Benini, A. Macii, E. Macii, M. Poncino, **Increasing Efficiency of Embedded Systems by Application-Specific Memory Hierarchy Generation**, IEEE DESIGN & TEST OF COMPUTERS, vol. 17, no. 2, pp. 74-85, April-June 2000.

20. B. Kumthekar, L. Benini, E. Macii, F. Somenzi, **Power Optimization of FPGA-Based Designs without Re-Wiring**, IEE PROCEEDINGS. COMPUTERS AND DIGITAL TECHNIQUES, vol. 147, no. 3, pp. 167-174, May 2000.

21. L. Benini, A. Bogliolo, G. De Micheli, **A Survey of Design Techniques for System-Level Dynamic Power Management**, IEEE TRANSACTIONS ON VERY LARGE-SCALE INTEGRATION SYSTEMS, vol. 8, no. 3, pp. 299-316, June 2000.

22. L. Benini, G. De Micheli, A. Macii, E. Macii, M. Poncino, R. Scarsi, **Glitch Power Minimization by Gate Freezing**, IEEE TRANSACTIONS ON VERY LARGE-SCALE INTEGRATION SYSTEMS, vol. 8, no. 3, pp. 287-298, June 2000.

23. L. Benini, G. De Micheli, **Synthesis of Low-Power Selectively Clocked Systems From High-Level Specifications**, ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, vol. 5, no. 3, pp. 311–321, July 2000.

24. A. Bogliolo, L. Benini, G. De Micheli, **Regression-Based Behavioral Power Modeling**, ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, vol. 5, no. 3, pp. 337-372, July 2000.

25. L. Benini, A. Macii, E. Macii, M. Poncino, R. Scarsi, **Architectures and Synthesis Algorithms for Power-Efficient Bus Interfaces**, IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, vol. 19, no. 9, pp. 969–980, September 2000.

26. T. Simunic, L. Benini, G. De Micheli, **Energy-Efficient design of battrypowered embedded systems**, IEEE TRANSACTIONS ON VERY LARGE-SCALE INTEGRATION SYSTEMS, vol. 9, no. 1, pp. 15–28, Feb 2001.

27. L. Benini, G. Castelli, A. Macii, E. Macii, M. Poncino, R. Scarsi, **Battery-Driven Dynamic Power Management**, IEEE DESIGN & TEST OF COMPUTERS, vol. 18, no. 2, pp. 53–60, March-April 2001.

28. L. Benini, E. Macii, G. De Micheli, **Designing Low-Power Circuits: Practical Recipes**, IEEE CIRCUITS AND SYSTEMS MAGAZINE, vol. 1, no. 1, pp. 7–25, Q1 2001.

29. T. Simunic, L. Benini, P. Glynn, G. De Micheli, **Event-driven power management**, IEEE TRANSACTION ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, vol. 20, no. 7, pp. 840-857, July 2001.

30. L. Benini, G. De Micheli, A. Lioy, E. Macii, G. Odasso, M. Poncino, **Synthesis of Power-Managed Sequential Components Based on Computational Kernel Extraction**, IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, vol. 20, no. 9, pp. 1118-1131, Sept. 2001.

31. L. Benini, G. Castelli, A. Macii, E. Macii, M. Poncino, R. Scarsi, **Discrete-Time Battery Models for System-Level Low-Power Design**, IEEE TRANSACTIONS ON VERY LARGE-SCALE INTEGRATION SYSTEMS, vol. 9, no. 5, pp. 630-640, Oct. 2001.

32. A. Acquaviva, L. Benini, B. Riccò, **Software-controlled processor speed setting for low-power streaming multimedia**, IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, vol. 20, no. 11, pp. 1283-1292, Nov. 2001.

33. A. Acquaviva, L. Benini, B. Riccò, **Energy characterization of embedded real-time operating systems**, ACM SIGARCH COMPUTER ARCHITECTURE NEWS, vol. 29, no. 5, pp. 13-18, Dec. 2001.

34. L. Benini, G. De Micheli, **Networks on chip: a new SoC paradigm**, IEEE COMPUTER, vol. 35, no. 1, pp.70-78, Jan. 2002.

35. L. Benini, L. Macchiarulo, A. Macii, M. Poncino, **Layout-driven memory synthesis for embedded systems-on-chip**, IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION SYSTEMS, vol. 10, no. 2, pp. 96-105, Apr. 2002.

36. Y.-H. Lu, L. Benini, G. De Micheli, **Power-aware operating systems for interactive systems**, IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION SYSTEMS, vol. 10, no. 2, pp. 119-134, Apr. 2002.

37. L. Benini, A. Macii, A. Nannarelli, **A Code Compression Architecture for Cache Energy Minimization in Embedded Systems**, IEE PROCEEDINGS - COMPUTERS AND DIGITAL TECHNIQUES, vol. 149, no. 4, pp. 157-163, July 2002

38. M. Dalpasso, A. Bogliolo, L. Benini, **Virtual simulation of distributed IP-based designs**, IEEE DESIGN & TEST OF COMPUTERS, vol. 19, no. 5, pp. 92-104, Sept.-Oct. 2002.

39. L. Benini, D. Bruni, M. Chinosi, C. Silvano, V. Zaccaria, R. Zafalon, **A Framework for Modeling and Estimating the Energy Dissipation of VLIW-Based Embedded Systems**, KLUWER DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, vol. 7, no. 3, pp. 183-203, Oct. 2002.

40. L. Benini, A. Macii, E. Macii, M. Poncino, **Minimizing Memory Access Energy in Embedded Systems by Selective Instruction Compression**, IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, vol. 10, no. 5, pp. 521-531, October 2002.

41. E. Chung, L. Benini, A. Bogliolo, L. Yung-Hsiang, G. De Micheli, **Dynamic power management for nonstationary service requests**, IEEE TRANSACTIONS ON COMPUTERS, vol. 51, no. 11, pp.1345-1361, Nov 2002.

42. L. Yung-Hsiang, L. Benini, G. De Micheli, **Dynamic frequency scaling with buffer insertion for mixed workloads**, IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, vol. 21, no. 11, pp 1284-1305, Nov 2002.

43. L. Benini, D. Bertozzi, D. Bruni, N. Drago, F. Fummi, M. Poncino, **SystemC Cosimulation and Emulation of Multiprocessor SoC Designs**, IEEE COMPUTER, vol. 36 no. 4, pp 53 –59, April 2003.

44. F. Poletti, D. Bertozzi, A. Bogliolo, L. Benini, **Performance Analysis of Arbitration Policies for SoC Communication Architectures**, JOURNAL OF DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, vol. 8, pp. 189-210, June/Sep 2003.

45. L. Benini, D. Bruni, A. Macii, E. Macii, M. Poncino, **Discharge Current Steering for Battery Lifetime Optimization**, IEEE TRANSACTIONS ON COMPUTERS, vol. 52, no. 8, pp. 985-995, August 2003.

46. V. De, L. Benini, **Guest editorial**, IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) Systems, vol. 11, no. 5, pp. 753-754, Oct. 2003.

47. L. Benini, A. Macii, E. Macii, M. Poncino, R. Scarsi, **Scheduling Battery Usage in Mobile Systems**, IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, vol. 11, no. 6, pp. 1136-1143, December 2003.

48. R. Barbieri, E. Farella, L. Benini, **MOCA Project: MOtion Capture with Accelerometers**, April 2003 in Design-In, VII- 5/2003, pp. 9-10

49. F. Menichelli, L. Benini, M. Olivieri, **A Class of Code Compression Schemes for Reducing Power Consumption in Embedded Microprocessor Systems**, IEEE TRANSACTION ON COMPUTERS, vol.53,no. 4, pp. 467-482, 2004.

50. P. Marchal, J. Gomez, D. Bruni, L. Benini, L. Pinuel, F. Catthoor, **Integrated task-scheduling and data-assignment to enable SDRAM power/performance trade-offs in dynamic applications**', IEEE DESIGN & TEST OF COMPUTERS, vol. 21, no.5, pp.378-387, 2004.

51. D. Atienza, S. Mamagkakis, F. Poletti, Jose M. Mendias, F. Catthoor, L. Benini, D. Soudris, **Efficient System-Level Prototyping of Power-Aware Dynamic Memory Managers for Embedded Systems**, INTEGRATION-THE VLSI JOURNAL - SPECIAL ISSUE ON LOW POWER DESIGN, vol. 37, no.4, 2004.

52. D. Bertozzi, L. Benini, **Xpipes: a network-on-chip architecture for gigascale systems-on-chip,** IEEE CIRCUITS AND SYSTEMS MAGAZINE, vol. 4, no. 2, pp. 8-31, 2004.

53. L. Bisdounis, C. Dre, S. Blionas, D. Metafas, A. Tatsaki, F. Ieromnimon, E. Macii, P. Rouzet, R. Zafalon, L. Benini, **Low-Power System-on-Chip Architecture for Wireless LANs**, IEE PROCEEDINGS COMPUTERS AND DIGITAL TECHNIQUES, vol. 151, no.1, pp. 2-15, 2004.

54. L. Benini, D. Bruni, A. Macii, E. Macii, **Memory Energy Minimization by Data Compression: Algorithms, Architectures and Implementation**, IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, vol. 12, no. 4, pp. 255-268, 2004.

55. T. Ye, L. Benini, G. De Micheli, **Packetization and Routing Analysis of on-chip multiprocessor networks**, ACM/EUROMICRO JOURNAL OF SYSTEMS ARCHITECTURE: vol. 50, no. 2-3, pp. 81-104, 2004.

56. C. Guiducci, C. Stagni, G. Zuccheri, A. Bogliolo, L. Benini, B. Samorì. B. Riccò, **DNA Detection by Integrable Electronics**, BIOSENSORS AND BIOELECTRONICS, vol.19, no.1, pp. 781-787, 2004.

57. A. Bogliolo, L. Benini, E.Lattanzi, G. De Micheli, **Specification and analysis of power-managed systems,** PROCEEDINGS OF THE IEEE , vol. 92, no.8, pp.1308-1346, Aug. 2004.

58. B. Arts, L. Benini, N. Van Der Eng, M. Heijligers, A. Kenter, E. Macii, H. Munk, F. Theeuwen. **Enhancing behavioural-level design flows with statistical power estimation capabilities.** IEE PROCEEDINGS. COMPUTERS AND DIGITAL TECHNIQUES. vol. 152, pp. 731 – 737, 2005.

59. L. Benini, D. Bertozzi. **Network-on-chip architectures and design methods**. IEE PROCEEDINGS. COMPUTERS AND DIGITAL TECHNIQUES. vol. 152, no.2, pp. 261 - 272 , 2005.

60. L. Benini, D. Bertozzi, A. Bogliolo, F. Menichelli, M. Olivieri.. **MPARM: Exploring the Multi-Processor SoC Design Space with SystemC**. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY. vol. 41, no.2, pp. 169 – 182, 2005.

61. D. Bertozzi, Benini L., G. De Micheli. **Error Control Schemes for On-chip Communication Links: the energy-reliability trade-off**. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS. vol. 24, no. 6, pp. 818 – 831, June 2005.

62. D. Bertozzi, A. Jalabert, S. Murali, R. Tamhankar, S. Stergiou, Benini L., G. De Micheli.. **NoC Synthesis Flow for Customized Domain Specific Mutliprocessor Systems-on-Chip**. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS. vol. 16, no.2, pp. 113 – 129, 2005.

63. E. Farella, D. Brunelli, M. E. Bonfigli, Benini L., B. Ricco.. **Pervasive Computing for Interactive Virtual Heritage**. IEEE MULTIMEDIA. vol. 12, no.3, pp. 46 – 58, 2005.

64. E. Ficarra, Benini L., E.Macii, G. Zuccheri.. **Automated DNA Fragments Recognition and Sizing through AFM Image Processing**. IEEE TRANSACTIONS ON INFORMATION TECHNOLOGY IN BIOMEDICINE. vol. 9, no.4, pp. 508-517, 2005.

65. E. Ficarra, D. Masotti, Benini L., E.Macii, G. Zuccheri, B. Samori.. **Automatic Intrinsic DNA Curvature Computation from AFM Images**. IEEE TRANSACTIONS ON BIOMEDICAL ENGINEERING. vol. 52, no.12, pp. 198 – 203, 2005.

66. . Angiolini F., Benini L., A. Caprara.. **An Efficient Profile-Based Algorithm for Scratchpad Memory Partitioning**. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS. vol. 24, pp. 1644 – 1658, 2005.

67. M. Loghi, M. Poncino, L. Benini. **Cache Coherence Tradeoffs in Shared Memory MPSoCs**. ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS. vol. 4, pp. 1 – 9, 2005.

68. P. Babighian, Benini L., E. Macii. **A Scalable Algorithm for RTL Insertion of Gated Clocks based on Observability Don't Cares Computation**. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS. vol. 24, pp. 29 – 42, 2005.

69. S. Murali, T. Theocharides, N. Vijaykrishnan, M. J. Irwin, Benini L., G. De Micheli. **Analysis of Error Recovery Schemes for Networks on Chips**. IEEE DESIGN & TEST OF COMPUTERS. vol. 22, pp. 434 – 442, 2005.

70. S. Yoon, C. Nardini, Benini L., G. De Micheli.. **Discovering coherent biclusters from gene Expression Data Using Zero-Suppressed Binary Decision Diagrams**. IEEE/ACM TRANSACTIONS ON COMPUTATIONAL BIOLOGY AND BIOINFORMATICS. vol. 2, pp. 339 – 354, 2005.

71. E. Lattanzi, A. Gayasen, M. Kandemir, V. Narayanan, L. Benini, and A. Bogliolo, **Improving Java Performance by Dynamic Method Migration on FPGAs*,** INTERNATIONAL JOURNAL OF EMBEDDED SYSTEMS, v. 1, no. 3/4, pp. 228-236, 2005.

72. S. Yoon, L. Benini, G. DeMicheli. **A pattern-mining method for high-throughput lab-on-a-chip data analysis**. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS. vol. 25, pp. 353 – 372, 2006.

73. C. Guiducci, C. Stagni, A. Fischetti, U. Mastromatteo, L. Benini, B. Riccò. (2006). **Microelectrodes on a silicon chip for label-free capacitive DNA sensing**. IEEE SENSORS JOURNAL. vol. 6, no. 5, pp. 1084 - 1093.

74. C. Nardini, L. Benini, G. De Micheli. **Feature - Circuits and systems for high-throughput biology**. IEEE CIRCUITS AND SYSTEMS MAGAZINE. vol. 6, no. 3, pp. 10 – 20, 2006.

75. D. Atienza, S. Mamagkakis, F. Poletti, J.M. Mendias, F. Catthoor, L. Benini, D. Soudris. **Efficient system-level prototyping of power-aware dynamic memory managers for embedded systems**. INTEGRATION-THE VLSI JOURNAL. vol. 39, no. 2, pp. 113 – 130, 2006.

76. D. Masotti, E. Ficarra, E. Macii, L. Benini.. **Optimized technique for dna structural properties discovering**. INTERNATIONAL JOURNAL ON ARTIFICIAL INTELLIGENCE TOOLS. vol. 15, no. 5, pp. 695 – 710, 2006.

77. F. Cibin, M. Lanzoni, L. Benini, B. Ricco. **Linux-based data acquisition and processing on palmtop computer**. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT. vol. 55, no. 6, pp. 2039 – 2044, 2006.

78. K. Patel, E. Macii, M. Poncino, L. Benini. **Energy-Efficient Value Based Selective Refresh for Embedded DRAMS**. JOURNAL OF LOW POWER ELECTRONICS. vol. 2, no. 1, pp. 70 – 79, 2006.

79. K. Patel, E. Macii, M. Poncino, L. Benini. **Reducing Conflict Misses by Application-Specific Reconfigurable Indexing**. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS. vol. 25, no. 12, pp. 2626 – 2637, 2006.

80. L. Benini, E. Farella, C. Guiducci. **Wireless sensor networks: Enabling technology for ambient intelligence**. MICROELECTRONICS JOURNAL. vol. 37, no. 12, pp. 1639 – 1649, 2006.

81. M. Loghi,M. Poncino,L. Benini. **Cache Coherence Tradeoffs in Shared Memory MPSoCs**. ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS. vol. 5, no.2, pp. 383 – 407, 2006.

.

82. R. Cucchiara, A. Prati, R. Vezzani, L. Benini, E. Farella, P. Zappi. **Using a Wireless Sensor Network to Enhance Video Surveillance**. JOURNAL OF UBIQUITOUS COMPUTING AND INTELLIGENCE. vol. 1, pp. 1 – 11, 2006.

83. Rossi S., Masotti D., Nardini C., Bonora E., Romeo G., Macii E., Benini L., Volinia S. **TOM: a web-based integrated approach for identification of candidate disease genes**. NUCLEIC ACIDS RESEARCH. vol. 34, pp. W285 - W292, 2006.

84. S. Yoon, L. Benini, G. De Micheli. **A pattern Mining Method for High-throughput Lab-on-chip Data Analysis**. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS. vol. 25 , no. 2, pp. 358 – 377, 2006.

85. Stagni Degli Esposti C., Guiducci C., Benini L., Riccò B., Carrara S., Samorí B., Paulus C., Schienle M., Augustyniak M., Thewes R. **CMOS DNA Sensor Array With Integrated A/D Conversion Based on Label-Free Capacitance Measurement**. IEEE JOURNAL OF SOLID-STATE CIRCUITS. vol. 41, pp. 2956 – 2964, 2006.

86. A. Kerhet, M. Magno, F. Leonardi, A. Boni, L. Benini. **A low-power wireless video sensor node for distributed object detection**. JOURNAL OF REAL-TIME IMAGE PROCESSING. vol. 2, No. 4, pp. 331 – 342, 2007.

87. A. Pullini, F. Angiolini, S. Murali, D. Atienza, G. De Micheli, L. Benini. **Bringing NoCs to 65 nm**. IEEE MICRO. vol. 27, no. 5, pp. 75 – 85, 2007.

88. C. Ferri, T. Moreshet, R. I. Bahar, L. Benini, M. Herlihy. **A hardware/software framework for supporting transactional memory in a MPSoC environment**. COMPUTER ARCHITECTURE NEWS. vol. 35, Special Issue: DASCMP'06, pp. 47 – 54, 2007.

89. C. Stagni, C. Guiducci, L. Benini, B. Ricco, S. Carrara, C. Paulus, M. Schienle, R. Thewes. **A Fully Electronic Label-Free DNA Sensor Chip**. IEEE SENSORS JOURNAL. vol. 7, no. 4, pp. 577 – 585, 2007.

90. C. W. Probst, U. Kremer, L. Benini, P. Schelkens. **Power-aware computing systems**. INTERNATIONAL JOURNAL OF EMBEDDED SYSTEMS. vol. 3, no. 1/2, pp. 3 – 7, 2007.

91. D. Atienza, P.G. Della Valle, G. Paci, F. Poletti, L. Benini, G. De Micheli, J.M. Mendias, R. Hermida. **HW-SW Emulation Framework for Temperature-Aware Design in MPSoCs**. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS. vol. 12, no. 3, pp. 1 – 26, 2007.

92. D. Masotti, C. Nardini, S. Rossi, E. Bonora, G. Romeo, S. Volinia, L. Benini. **TOM: enhancement and extension of a tool suite for in silico approaches to multigenic complex disorders**. BIOINFORMATICS. pp. 16 – 23, 2007.

93. E. Farella, L. Benini, B. Riccò, A. Acquaviva. **MOCA: A Low-Power, Low-Cost Motion Capture System Based on Integrated Accelerometers**. ADVANCES IN MULTIMEDIA. pp. 1 – 11, 2007.

94. F. Angiolini, P. Meloni, S. Carta, L. Raffo, L. Benini. **A Layout-Aware Analysis of Networks-on-Chip and Traditional Interconnects for MPSoCs**. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS. vol. 26, no. 3, pp. 421 – 434,2007.

95. F. Poletti, A. Poggiali, Davide Bertozzi, L. Benini, P. Marchal, M. Loghi, M. Poncino. **Energy-Efficient Multiprocessor Systems-on-Chip for Embedded Computing: Exploring Programming Models and Their Architectural Support**. IEEE TRANSACTIONS ON COMPUTERS. vol. 56, no. 5, pp. 606 – 621, 2007.

96. G. Paci, F. Poletti, L. Benini, P. Marchal. **Exploring temperature-aware design in low-power MPSoCs**. INTERNATIONAL JOURNAL OF EMBEDDED SYSTEMS. vol. 3, no. 1/2, pp. 43 – 51, 2007.

97. L. Benini, C. Guiducci, C. Paulus. **Electronic Detection of DNA Hybridization: Toward CMOS Microarrays**. IEEE DESIGN & TEST OF COMPUTERS. vol. 24, no. 1, pp. 38 – 48, 2007.

98. M. Clemens, D. BRUNELLI, L. THIELE, L. BENINI. **Real-time scheduling for energy harvesting sensor nodes**. REAL-TIME SYSTEMS. vol. 37, pp. 233 – 260, 2007.

99. M. Loghi, L. Benini, M. Poncino. **Power macromodeling of MPSoC message passing primitives**. ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS. vol. 6, no. 4, pp. 1 – 22, 2007.

100. N. Genko, D. Atienza, G. De Micheli, L. Benini. **Feature - NoC emulation: a tool and design flow for MPSoC**. IEEE CIRCUITS AND SYSTEMS MAGAZINE. vol. 7, no. 4, pp. 42 – 51, 2007.

101. P. Meloni, I. Loi, F. Angiolini, S. Carta, M. Barbaro, L. Raffo, L. Benini. **Area and Power Modeling for Networks-on-Chip with Layout Awareness**. VLSI DESIGN, pp. 1 - 12 N, 2007.

102. R. Tamhankar, S. Murali, S. Stergiou, A. Pullini, F. Angiolini, L. Benini, G. De Micheli. **Timing Error Tolerant Network-on-Chip Design Methodology**. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS. vol. 26, no. 7, pp. 1297 – 1310, 2007.

103. S. Carrara, F. Gürkaynak, C. Guiducci, C. Stagni, L. Benini, Y. Leblebici, B. Samorì, G. De Micheli. **Interface Layering Phenomena in Capacitance Detection of DNA with Biochips**. SENSORS & TRANSDUCERS. vol. 76, no. 2, pp. 969 – 977, 2007.

104. S. Carta, A. Alimonda, A. Pisano, A. Acquaviva, L. Benini. **A control theoretic approach to energy-efficient pipelined computation in MPSoCs**. ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS. vol. 6, no. 4, pp. 1 – 28, 2007.

105. S. Mahadevan, F. Angiolini, J. Sparso, L. Benini, J. Madsen. **A Reactive and Cycle-True IP Emulator for MPSoC Exploration**. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS. vol. 27, no. 1, pp. 109 – 122, 2007.

106. S. Murali, D. Atienza, L. Benini, G. De Micheli. **A Method for Routing Packets Across Multiple Paths in NoCs with In-Order Delivery and Fault-Tolerance Gaurantees**. VLSI DESIGN. pp. 1 – 11, 2007.

107. S. Murali, L. Benini, G. De Micheli. **An Application-Specific Design Methodology for On-chip Crossbar Generation**. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS. pp. 1283 – 1296, 2007.

108. S. Murali, P. Meloni, D. Atienza, S. Carta, L. Benini, G. De Micheli, L. Raffo. **Synthesis of Predictable Networks-on-Chip Based Interconnect Architectures for Chip Multi-Processors**. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS. vol. 15, no. 8, pp. 869 – 880, 2007.

109. S. Yoon, L. Benini, G. De Micheli. **Co-Clustering: A Versatile Tool for Data Analysis in Biomedical Informatics**. IEEE TRANSACTIONS ON INFORMATION TECHNOLOGY IN BIOMEDICINE. vol. 11, no. 4, pp. 493 – 494, 2007.

110. M. Ruggiero, A. Guerri, D. Bertozzi, M. Milano, L. Benini. **A Fast and Accurate Technique for Mapping Parallel Applications on Stream-Oriented MPSoC Platforms with Communication Awareness**. INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING vol. 36, no.1, pp. 3 – 36, 2008.

111. I. Al Khatib, F. Poletti, D. Bertozzi, L. Benini, M. Bechara, H. Khalifeh, A. Jantsch, R. Nabiev. **A multiprocessor system-on-chip for real-time biomedical monitoring and analysis: ECG prototype architectural design space exploration**. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS vol. 13, no. 2, pp. 31:1 - 31:21,2008.

112. S. Mahadevan, F. Angiolini, J. Sparsø, L. Benini, J. Madsen. **A Reactive and Cycle-True IP Emulator for MPSoC Exploration**. (vol. VOL. 27, N. 1, pp. 109 - 122). IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS. vol. 27, no. 1, pp. 109 – 122, 2008.

113. A. Chakraborty, K. Duraisami, A. Sathanur, P. Sithambaram, L. Benini, A. Macii, E. Macii, M. Poncino. **Dynamic Thermal Clock Skew Compensation Using Tunable Delay Buffers**. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS. vol. 16, no. 6, pp. 639 – 649, 2008.

114. S. Srinivasan, L. Li, M. Ruggiero, F. Angiolini, N. Vijaykrishnan, L. Benini. **Exploring architectural solutions for energy optimisations in bus-based system-on-chip**. IET COMPUTERS & DIGITAL TECHNIQUES. vol. 2, no. 5, pp. 347 – 354, 2008.

115. E. Farella, A. Pieracci, A. Acquaviva, L. Benini, L. Rocchi. **Interfacing Human and Computer with Wireless Body Area Sensor Networks: The WiMoCA Solution**. MULTIMEDIA TOOLS AND APPLICATIONS vol. 38, no. 3, pp. 337 – 363, 2008.

116. E. Ficarra, G. De Micheli, S. Yoon, L. Benini, E. Macii. **Joint co-clustering: Co-clustering of genomic and clinical bioimaging data.** COMPUTERS & MATHEMATICS WITH APPLICATIONS. vol. 55, no. 5, pp. 938 – 949, 2008.

117. D. Dondi, A. Bertacchini, D. Brunelli, L. Larcher, L. Benini. **Modeling and Optimization of a Solar Energy Harvester System for Self-Powered Wireless Sensor Networks**. IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS. vol. 55 , no. 7, pp. 2759 – 2766, 2008.

118. D. Atienza, F. Angiolini, S. Murali, A. Pullini, L. Benini, G. De Micheli. **Network-On-Chip Design and Synthesis Outlook**. INTEGRATION. THE VLSI Journal, vol. 41, no. 3 , pp. 340 – 359, 2008.

119. Masotti D., Nardini C., Rossi S., Bonora E., Romeo G., Volinia S., Benini L. **TOM: enhancement and extension of a tool suite for in silico approaches to multigenic complex disorders**. BIOINFORMATICS, Oxford Journals, vol. 24, no. 3, pp. 428 – 429, 2008.

120. Bergamaschi R., Benini L., Flautner K., Kruijtzer W., Sangiovanni-Vincentelli A., Wakabayashi K. **The State of ESL Design**. IEEE DESIGN & TEST OF COMPUTERS. vol. 25, pp. 510 – 519, 2008.

121. D. Brunelli, D. Dondi, A. Bertacchini, L. Larcherc, P. Pavanc, L. Benini. (in corso di stampa) **Photovoltaic scavenging systems: Modeling and optimization**. MICROELECTRONICS JOURNAL. ISSN: 0959-8324.

122. Sandro Carrara, Luca Benini, Vijayender Bhalla, Claudio Stagni, Anna Ferretti, Andrea Cavallini, Bruno Riccò, Bruno Samorì. **New insights for using self-assembly materials to improve the detection stability in label-free DNA-chip and immuno-sensors.** Biosensors and Bioelectronics, vol.24, no.12, pp. 3425-3429, 2009.

123. M. Ruggiero, D. Bertozzi, L. Benini, M. Milano, A. Andrei. **Reducing the Abstraction and Optimality Gaps in the Allocation and Scheduling for Variable Voltage/Frequency MPSoC Platforms.** IEEE Trans. on CAD of Integrated Circuits and Systems 28(3): 378-391, 2009.

124. Calimera, A.; Benini, L.; Macii, A.; Macii, E.; Poncino, M.; **Design of a Flexible Reactivation Cell for Safe Power-Mode Transition in Power-Gated Circuits.** Circuits and Systems I: Regular Papers, IEEE Transactions on Volume 56, Issue 9, Sept. 2009 Page(s):1979 – 1993 Digital Object Identifier 10.1109/TCSI.2008.2010151.

125. Brunelli, D.; Dondi, D.; Bertacchini, A.; Larcher, L.; Pavan, P.; Benini, L.; **Photovoltaic scavenging systems: Modeling and optimization**. Source: Microelectronics Journal, vol. 40, n. 9, p 1337-1344, September 2009.

126. Carrara, S. (Biochem. Dept. G.Moruzzi, Univ. of Bologna, Bologna, Italy); Benini, L.; Bhalla, V.; Stagni, C.; Ferretti, A.; Cavallini, A.; Ricco, B.; Samori, B. **New insights for using self-assembly materials to improve the detection stability in label-free DNA-chip and immuno-sensors**. Source: Biosensors & Bioelectronics, vol. 24, n. 12, pp. 3425-9, 15 Aug. 2009.

127. Sathanur, A. (Politecnico di Torino, Dip. di Automatica e Informatica, Corso Duca degli Abruzzi 24, Torino 10129, Italy); Benini, L.; Macii, A.; Macii, E.; Poncino, M. **Exploiting temporal discharge current information to improve the efficiency of clustered power-gating**. Source: Journal of Low Power Electronics, vol. 5, n. 1, pp. 113-121, April 2009.

128. Carrara, S. (Biochem. Dept., Univ. of Bologna, Bologna, Italy); Bhalla, V.; Stagni, C.; Benini, L.; Ferretti, A.; Valle, F.; Gallotta, A.; Ricco, B.; Samori, B. **Label-free cancer markers detection by capacitance biochip**. Source: Sensors and Actuators: B Chemical, vol. 136, n. 1, pp. 163-72, 2 Feb. 2009.

Books (International Publishers):

1. L. Benini, G. De Micheli, **Dynamic Power Management: design techniques and CAD tools**, Kluwer Academic Publisher, 1998 (ISBN 0-7923-8086-X).

2. A. Macii, L. Benini, M. Poncino, **Memory Design Techniques for Low Energy Embedded Systems**, Kluwer Academic Publisher, 2002 (ISBN 0-7923-7690-0).

3. L. Benini, M. Kandemir, J. Ramanujam, **Compilers and Operating Systems for Low Power**, Kluwer Academic Publishers, 2003 (ISBN 1-4020-7573-1).

4. G. De Micheli, L. Benini. **Networks on Chips: Technology and Tools,** Morgan Kaufmann, 2006. (ISBN: 0-12-370521-5).

Book Chapters (International Publishers):

1. L. Benini, **Genetic Fitting: evolutionary search of optimal approximations for discrete functions.**
   In
   Edited by J. Koza, *Genetic Algorithms and Genetic Programming at Stanford*, Stanford Bookstore Publications pp. 19-28, 1995 (ISBN 0-18-195720-5).

2. L. Benini, G. De Micheli, **Transformation and synthesis of FSMs for low-power gated-clock implementation**.
   In
   Edited by A. Chandrakasan, R. Brodersen, *Low power CMOS design.* IEEE Press, 1997 (ISBN 0-7803-3429-9).

3. L. Benini, P. Vuillod, A. Bogliolo, G. De Micheli, **Clock-skew optimization for peak current reduction.**
   In
   Edited by E. Friedman, *High performance clock distribution networks*. Kluwer Academic Publishers, 1997 (ISBN 0-7923-9967-6).

4. G. De Micheli, L. Benini, A. Bogliolo, **Dynamic power management of electronic systems**,
   In
   Edited by A. Jerraya and J. Mermet, *System-Level Synthesis*. Kluwer Academic Publishers, pp. 263–292, 1999, (ISBN 0-7923-5748-5).

5. L. Benini, G. De Micheli, **Logic synthesis for low power.**

In
Edited by T. Sasao, S. Hassoun, *Logic Syntesis and Verification*, Kluwer Academic Publishers pp. 250-278, 2001 (ISBN 0-7923-7606-4).

6. L. Benini, A. Bogliolo, G. De Micheli, **A Survey of Design Techniques for System-Level Power Management**, In
Edited by G. De Micheli, R. Ernst, W.Wolf, *Reading in Hardware/Software Codesign*, Morgan Kaufman Publishers, pp. 231–248, 2001 (ISBN 1-55860-702-1).

7. L. Benini, G. De Micheli, **Energy-Efficient system-level design**, In
Edited by M. Pedram, J. Rabaey, *Power-aware design Methodologies*, Kluwer Academic Press 2002, pp 473-510 (ISBN 1-4020-7152-3).

8. D. Bertozzi, G. De Micheli, L. Benini, **Energy-Reliability Trade-Off for NoCs**, In
Edited by A. Jantsch, H. Tenhunen, *Networks-on-Chip*, Kluwer, pp.107-129, March 2003 (ISBN 1-4020-7392-5).

9. A. Acquaviva, L. Benini, A. Riccò, **Energy Characterization of Embedded Real-Time Operating Systems**, In
Edited by L. Benini, M. Kandemir, J. Ramanujam, *Compilers and Operating Systems for Low Power*, Kluwer Academic Publishers, pp. 5:1-5:7, 2003 (ISBN 1-4020-7573-1).

10. P. Marchal, D. Bruni, J.I. Gomez, L. Benini, M. Pinuel, F. Catthoor, H. Corporaal, **SDRAM-Energy-Aware Memory Allocation for Dynamic Multi-Media Applications on Multi-Processor Platforms**, In
Edited by A. Jerraya, *Embedded Software for SoC*, Kluwer Academic Publishers, pp. 319-330, 2003 (ISBN 978-1-4020-7528-5).

11. L. Benini, M. Poncino, **Ambient Intelligence: A Computational Perspective**, In
Ambient Intelligence: Impact on Embedded-system Design, Kluwer Academic Publishers, pp. 31-50, 2003 (ISBN 978-1-4020-7668-8).

12. D. Bertozzi, L. Benini, **Battery Lifetime Optimization for Energy-Aware Circuits**, In
Edited by C. Piguet, Low Power Electronic Design, Cap. VII, pp. 43.1- 43.21 CRC Press 2004.

13. L. Benini, T. Ye, G. De Micheli, **Networks on chip Energy-efficient design of SoC interconnects.** In
Edited by C. Piguet, *Low Power Electronic Design*, CRC pp. 30.1-30.16, Press 2004 ISBN - 0849319412.

14. M. J. Irwin, L. Benini, N. Vijaykrishnan, M. Kandemir, **Techniques for designing energy-aware MPSoCs** In
Edited by A. Jerraya. W. Wolf, *Multiprocessor Systems-on-Chip*, Morgan Kaufman 2004 ISBN - 012385251X.

15. L. Benini, G. De Micheli, **Networks on chip: A new paradigm for component-based MPSoC design**, In
Edited by A. Jerraya. W. Wolf, *Multiprocessor Systems-on-Chip*, Morgan Kaufman 2004, ISBN -012385251X.

16. D. Bertozzi, J.L. Ayala, L. Benini, M.L. Valleyo, **State-of-the-art Communication Architectures for Multi-Processor Systems-on-Chip**, In
Industrial Information Technology Handbook, pp. 86.1 – 86.18, CRC Press 2004,ISBN - 978049319853.

17. D. Bertozzi, Benini L., G. De Micheli. **Network-on-Chip Design for Gigascale Systems-on-Chip**.
In R. Zurawski. *Industrial Information Technology Handbook*. pp. 95.1 - 95.18, CRC Press 2004, ISBN - 978049319853.

18. D. Bertozzi, L. Benini, G. De Micheli, **Energy-efficient Network-on-chip design - Low power NoC design techniques**
In
E. Macii, *Ultra Low Power Electronics and Design*, pp. 14 – 42, Kluwer Academic Publishers, 2004, ISBN – 140208076X.

19. T. Ye, L. Benini, G. De Micheli. **Networks on Chip Design of SoC Interconnection**. In
C. Piguet. *Low Power Electronics Design*. pp. 30.1 - 30.16, CRC Press 2004, ISBN – 0849319412 .

20. L. Benini, D. Bertozzi. **Network-on-chip architectures and design methods.**
In
B. AL-Hashimi. *System-on-Chip: Next Generation Electronics*. pp. 16 – 49, IEE Books 2005, ISSN – 1350 – 2387.

21. D. Bertozzi, L. Benini, G. De Micheli. **Network-on-Chip Design for Gigascale Systems-on-Chip**.
In
R. Zurawski. *Embedded Systems Handbook*. pp. 15 – 43, CRC Press 2005, ISBN– 0849328241.

22. D. Bertozzi, J.L.Ayala, L. Benini, M.L.Valleyo. **State-of-the-art Communication Architectures for Multi-Processor Systems-on-Chip**.
In
R. Zurawski. *Embedded Systems Handbook*, pp. 20 – 30, CRC Press, 2005. ISBN – 0849328241.

23. C. Moser, D. Brunelli, L. Thiele, L. Benini. **Lazy Scheduling for Energy Harvesting Sensor Nodes**.
In
Edited by B. Kleinjohann, L. Kleinjohann, R.J. Machado, C. Pereira, P.S. Thiagarajan. *From Model-Driven Design to Resource Management for Distributed Embedded Systems*, pp. 125 – 134, Springer 2006, ISBN: 9780387393612.

24. S. Yoon, L. Benini, G. De Micheli. **A Pattern Mining Method for High-throughput Lab-on-a-chip Data Analysis**.
In
Edited by K. Chakrabarty, J. Zeng. *Design Automation Methods and Tools for Microfluidics-Based Biochips*, pp. 280 – 300, Springer 2006, ISBN: 1402051220.

25. Khatib, D. Bertozzi, F. Poletti, L. Benini, A. Jantsch, M. Bechara, H. Khalifeh, M. Hajjar, R. Nabiev, S. Jonsson. **Hardware/Software Architecture for Real-Time ECG Monitoring and Analysis Leveraging MPSoC Technology**.
In PER STENSTRÖM. *Transactions on High-Performance Embedded Architectures and Compilers I.*, pp. 239 – 258, Springer 2007, ISBN: 9783540715276.

26. E. Farella, L. Benini. **Case Study: Gesture and posture recognition using WSN**.
In
Wearable Robots: Biomechatronic Exoskeletons, pp. 118 – 125, Wiley 2008, ISBN: 9780470512944.

27. D. Bertozzi, L. Benini. ***Hardware Platforms for Third Generation Mobile Terminals.***
In
Memories in Wireless Systems", edited by R. Micheloni, G. Campardo, P. Olivo, pp. 1-28, Springer 2008, ISBN 9783540790778.

28. S. Murali, P. Meloni, F. Angiolini, D. Atienza, S. Carta, L. Benini, G. De Micheli, L. Raffo. **Designing Routing and Message-Dependent Deadlock Free Networks on Chips**.
A cura di DE MICHELI G., MIR S., REIS R.,

in
VLSI-SoC: Research Trends in VLSI and Systems on Chip, pp. 337 – 355, Springer 2008, ISBN978-0-387-74908-2.

Papers in peer-reviewed international Conferences and Symposia:

1. L. Benini, M. Favalli, P. Olivo, B. Riccò, **A novel approach to cost effective estimate of power dissipation in CMOS ICs**.
   IEEE European Design Automation Conference, pp. 354-360, March 1993.

2. L. Benini, M. Favalli, B. Riccò, **Analysis of hazard contribution to power dissipation in CMOS IC's**,
   IEEE International Symposium on Low Power Design, pp. 27-32, April 1994.

3. L. Benini, G. De Micheli, **State assignment for low power dissipation**,
   IEEE Custom Integrated Circuits Conference, pp. 136-139, May 1994.

4. L. Benini, G. De Micheli, **Transformation and synthesis of FSMs for low-power gated-clock implementation**,
   IEEE International Symposium on Low Power Design, pp. 21–26, April 1995.

5. L. Benini, M. Favalli, **Analysis of glitch power dissipation in CMOS ICs**,
   IEEE International Symposium on Low Power Design, pp. 123–128, April 1995.

6. L. Benini, G. De Micheli, **Optimal synthesis of gated clocks for lowpower Finite State Machines.**
   International workshop on Logic Synthesis, pp. 4.1–4.9, May 1995.

7. L. Benini, M. Favalli, G. De Micheli, **Generalized mapping: a new approach to concurrent logic optimization and library binding,**
   International workshop on Logic Synthesis, pp. 9.19 – 9.26, May 1995.

8. L. Benini, G. De Micheli, **Methodologies and tools for low power design**,
   Low Power - Low voltage Workshop at ESSCIRC, pp. 50–72, Sep. 1995.

9. A. Bogliolo, L. Benini, B. Riccò, G. De Micheli, **Accurate logic-level power estimation**,
   IEEE Symposium on low power electronics, pp. 40–41, Oct. 1995.

10. L. Benini, G. De Micheli, **A survey of Boolean matching techniques for library binding**, International workshop on logic and architecture synthesis, pp. 11–37, Dec. 1995.

11. L. Benini, M. Favalli, G. De Micheli, **Design for testability of gatedclock FSMs**,
    IEEE European Design and test conference, pp. 589–596, March 1996.

12. A. Bogliolo, L. Benini, B. Riccò, **Power estimation of Cell-Based CMOS Circuits**,
    IEEE Design Automation Conference, pp. 439–444, June 1996.

13. A. Bogliolo, L. Benini, G. De Micheli, B. Riccò, **Gate-Level Current Waveform Simulation of CMOS Integrated Circuits**,
    IEEE International Symposium on Low-Power Electronics and Design, pp. 109–112, Aug. 1996.

14. L. Benini, P. Vuillod, A. Bogliolo, G. De Micheli, **Clock skew optimization for peak current reduction**,
    IEEE International Symposium on Low-Power Electronics and Design, pp. 265–270, Aug. 1996.

15. L. Benini, A. Bogliolo, M. Favalli, G. De Micheli, **Regression models for behavioral power estimation**
    Workshop on Power and Timing Modeling, Optimization and Simulation, pp. 179–187, Sept. 1996.

16. L. Benini, P. Vuillod, C. Coelho, G. De Micheli, **Synthesis of low-power selectively-clocked systems from high-level specification**,
IEEE International Symposium on System Synthesis, pp. 57–62, Oct. 1996.

17. L. Benini, A. Bogliolo , G. De Micheli, **Distributed EDA tool integration: the PPP paradigm**,
IEEE International Conference on Computer Design, pp. 448–453, Oct. 1996.

18. A. Bogliolo, L. Benini, D. Guan, D. Ku, G. De Micheli, **Open distributed EDA environment on the Web**,
Workshop on Synthesis and System Integration of Mixed Technologies, pp. 47–54, Dec. 1996.

19. L. Benini, G. De Micheli, E. Macii, D. Sciuto, C. Silvano, **Asymptotic Zero-Transition Activity Encoding for Address Busses in Low-Power Microprocessor-Based Systems**, IEEE/ACM Great Lakes Symposium on VLSI, pp. 77–82, March 1997.

20. L. Benini, G. De Micheli, E. Macii, M. Poncino, R. Scarsi, **Symbolic synthesis of clock-gating logic for power optimization of control-oriented synchronous networks**,
IEEE European Design and Test Conference, pp. 514–520, March 1997.

21. A. Bogliolo, L. Benini, G. De Micheli, **Adaptive Least Mean Square behavioural power modeling**,
IEEE European Design and Test Conference, pp. 404–410, March 1997.

22. V. Bertacco, S. Minato, P. Verplaetse, L. Benini, G. De Micheli, **Decision Diagrams and Pass Transistor Logic Synthesis**,
International workshop on Logic Synthesis, May 1997.

23. L. Benini, G. De Micheli, E. Macii, M. Poncino, **Telescopic Units: A New Paradigm for Performance Optimization of VLSI Designs**,
International workshop on Logic Synthesis, May 1997.

24. L. Benini, G. De Micheli, E. Macii, M. Poncino, S. Quer, D. Sciuto, C. Silvano, **On-Going Research on Address Bus Encoding for Low Power: A Status Report**,
International workshop on Logic Synthesis, May 1997.

25. L. Benini, E. Macii, M. Poncino, **Telescopic Units: increasing the average throughput of pipelined designs by adaptive latency control**,
IEEE Design Automation Conference, pp. 22–27, June 1997.

26. P. Vuillod, L. Benini, G. De Micheli, **Re-mapping for low power under tight timing constraints**,
IEEE International Symposium on Low Power Electronics and Design, pp. 287–292, Aug. 1997.

27. L. Benini G. De Micheli, E. Macii, M. Poncino, S. Quer, **System-Level Power Optimization of Special Purpose Applications: The Beach Solution**,
IEEE International Symposium on Low Power Electronics and Design, pp. 24–29, Aug. 1997.

28. L. Benini, E. Macii, M. Poncino, **Efficient Controller Design for Telescopic Units**,
IEEE International Conference on Innovative System in Silicon, pp. 290–299, Oct. 1997.

29. L. Benini, G. De Micheli, E. Macii, M. Poncino R. Scarsi, **Quick Generation of Temporal Power Waveforms for RT-Level Hard Macros**,
IEEE International Conference on Innovative System in Silicon, pp. 331–337, Oct. 1997.

30. P. Vuillod, L. Benini, G. De Micheli, **Generalized matching from theory to application**,
IEEE International Conference on Computer-Aided Design, pp. 13–20, Nov. 1997.

31. L. Benini, G. De Micheli, E. Macii, M. Poncino R. Scarsi, **Fast power estimation for deterministic input streams**,
IEEE International Conference on Computer-Aided Design, pp. 494–501, Nov. 1997.

32. L. Benini, G. De Micheli, E. Macii, M. Poncino, R. Scarsi, **Integrating Logic-level Power Management Techniques**, Workshop on Synthesis and System Integration of Mixed Technologies, pp. 59–65, Dec. 1997.

33. L. Benini, G. De Micheli, **Dynamic Power Management of Electronic Circuits and Systems**, Workshop on Synthesis and System Integration of Mixed Technologies, pp. 3–10, Dec. 1997.

34. L. Benini, A. Macii, E. Macii, M. Poncino, **Reducing power consumption of dedicated processors through instruction set encoding**,
IEEE Great Lakes Symposium on VLSI, pp. 8–12, Feb. 1998.

35. L. Benini, G. De Micheli, A. Lioy, E. Macii, G. Odasso, M. Poncino, **Timed supersetting and the synthesis of large telescopic units**,
IEEE Great Lakes Symposium on VLSI, pp. 331–337, Feb. 1998.

36. L. Benini, G. De Micheli, E. Macii, D. Sciuto, C. Silvano, **Address bus encoding techniques for system-level power optimization**,
IEEE Design Automation and Test in Europe, pp. 861–866, Feb. 1998.

37. A. Bogliolo, L. Benini, G. De Micheli, **Characterization-free behavioural power modeling**, IEEE Design Automation and Test in Europe, pp. 767-773, Feb. 1998.

38. L. Benini, F. Vermeulen, G. De Micheli, **Finite-state machine partitioning for low power**, IEEE Intrnational Symposium on Circuits and Systems, vol. 2, pp. 2–5, May 1998.

39. H. Kapadia, L. Benini, G. De Micheli, **Reducing switching activity on datapath busses with control-signal gating**,
IEEE Custom Integrated Circuits Conference, pp. 589–592, May 1998.

40. G. Paleologo, L. Benini, A. Bogliolo, G. De Micheli, **Policy optimization for dynamic power management**,
IEEE Design Automation Conference, pp. 182–187, June 1998.

41. B. Kumthekar, L. Benini, E. Macii, F. Somenzi, **In-place power optimization for LUT-based FPGAs**,
IEEE Design Automation Conference, pp. 718–721, June 1998.

42. L. Benini, G. De Micheli, A. Lioy, E. Macii, G. Odasso, M. Poncino, **Computational Kernels and their application to sequential power optimization**,
IEEE Design Automation Conference, pp. 764–769, June 1998.

43. L. Benini, A. Bogliolo, S. Cavallucci, B. Riccò, **Monitoring system activity for OS-directed dynamic power management**,
IEEE International Symposium on Low Power Electronics and Design, pp. 185–190, Aug. 1998.

44. L. Benini, R. Hodgson, P. Siegel, S**ystem-level power estimation and optimization**,
IEEE International Symposium on Low Power Electronics and Design, pp. 173–178, Aug. 1998.

45. L. Benini, G. De Micheli, A. Macii, E. Macii, M. Poncino, R. Scarsi, **A Stream Compaction Technique Based on Multi-Level Power Simulation**,
International Workshop on Power and Timing Modeling, Optimization and Simulation, pp. 203–212, October 1998.

46. L. Benini, A Bogliolo, G. De Micheli, **Dynamic power management of electronic systems**, IEEE International Conference on Computer-Aided Design, pp. 696–702, Nov. 1998.

47. A. Bogliolo, L. Benini, **Node sampling: a robust RTL power modelling approach**,
IEEE International Conference on Computer-Aided Design, pp. 461–467, Nov. 1998.

48. L. Benini, A. Macii, E. Macii, M. Poncino, R. Scarsi, **F-Gate: A Device for Glitch Power Minimization**,

IEEE Asilomar Conference on Signals, Systems and Computers, pp. 1047-1051, Nov. 1998.

49. E.Y. Chung, L. Benini, A. Bogliolo, G. De Micheli, **Dynamic power management for non-stationary service requests**, IEEE Design Automation and Test in Europe, pp. 163–167, March 1999.

50. L. Benini, A. Bogliolo, G. De Micheli, **System-Level Dynamic Power Management**, IEEE Alessandro Volta Memorial International Workshop on Low Power Design, pp. 23–31, March 1999.

51. M. Barocci, L. Benini, A. Bogliolo, B. Riccò, G. De Micheli, **Lookup table power macro-models for behavioral library components**, IEEE Alessandro Volta Memorial International Workshop on Low Power Design, pp. 173–181, March 1999.

52. M. Dalpasso, A. Bogliolo, L. Benini, **Specification and validation of distributed IP-based designs with JavaCAD**, IEEE Design Automation and Test in Europe, pp. 684–688, March 1999.

53. L. Benini, G. De Micheli, A. Macii, E. Macii, M. Poncino, R. Scarsi, **Glitch Power Minimization by Gate Freezing.** IEEE Design Automation and Test in Europe, pp. 163–167, March 1999.

54. M. Dalpasso, A. Bogliolo, L. Benini, **Virtual simulation of distributed IP-based designs**, IEEE Design Automation Conference, pp. 50–55, June 1999.

55. L. Benini, A. Macii, E. Macii, M. Poncino, R. Scarsi, **Synthesis of low overhead interfaces for power-efficient communication over wide busses**, IEEE Design Automation Conference, pp. 128–133 June 1999.

56. L. Benini, G. De Micheli, E. Macii, G. Odasso, M. Poncino, **Kernel-Based Power Optimization of RTL Components: Exact and Approximate estraction algorithms**, IEEE Design Automation Conference, pp. 247–252, June 1999.

57. T. Simunic, L. Benini, G. De Micheli, **Cycle-Accurate Simulation of Energy Consumption in Embedded Systems**, IEEE Design Automation Conference, pp. 867–872, June 1999.

58. A.Bogliolo, L. Benini, B. Riccò, G. De Micheli, **Efficient switching activity computation during high-level synthesis of control-dominated designs**, IEEE International Symposium on Low Power Electronics and Design, pp. 127–132, Aug. 1999.

59. L. Benini, A. Macii, E. Macii, M. Poncino, **Selective instruction compression for memory energy reduction in embedded systems**, IEEE International Symposium on Low Power Electronics and Design, pp. 206–211, Aug. 1999.

60. T. Simunic, L. Benini, G. De Micheli, **Energy-efficient design of battery powered embedded systems**, IEEE International Symposium on Low Power Electronics and Design, pp. 212–217, Aug. 1999.

61. L. Benini, G. De Micheli, **System-level power optimization: techniques and tools**, IEEE International Symposium on Low Power Electronics and Design, pp. 288–293, Aug. 1999.

62. L. Benini, A. Macii, E. Macii, M. Poncino, **Region compression: a new scheme for memory energy minimization in embedded systems**, IEEE EUROMICRO Conference, vol. 1, pp. 311–317, Sept. 1999.

63. L. Benini, A. Macii, E. Macii, M. Poncino, R. Scarsi, **A Library of Accurate Battery Models for Usage in High-Level Power Estimation and Optimization**, International Workshop on Power and Timing Modeling, Optimization and Simulation, pp. 345-354, October 1999.

64. T. Simunic, L. Benini, G. De Micheli, **Event-driven power management of portable systems**, IEEE International Symposium on System Synthesis, pp. 18–23, Nov. 1999.

65. E.Y. Chung, L. Benini, G. De Micheli, **Dynamic power management using adaptive learning tree**,
IEEE International Conference on Computer-Aided Design, pp. 274–279, Nov. 1999.

66. Y. Lu, E. Chung, T. Simunic, G. De Micheli, L. Benini, **Quantitative comparison of power management algorithms**,
IEEE Design Automation and Test in Europe, pp. 20–26, March 2000.

67. L. Benini, G. Castelli, A. Macii, E. Macii, M. Poncino, R. Scarsi, **A discrete-time battery model for high-level power estimation**,
IEEE Design Automation and Test in Europe, pp. 35–39, March 2000.

68. M. Dalpasso, L. Benini, A. Bogliolo, **Virtual Fault simulation of distributed IP-based designs**,
IEEE Design Automation and Test in Europe, pp. 99–103, March 2000.

69. T. Simunic, G. De Micheli, P. Glynn, L. Benini, **Dynamic power management of Laptop Hard Disk**,
IEEE Design Automation and Test in Europe, p. 736, March 2000.

70. L. Benini, M. Ferrero, A. Macii, E. Macii, M. Poncino, **Supporting system-level power exploration for DSP applications**,
ACM Great Lakes Symposium on VLSI, pp. 17–22, March 2000.

71. L. Benini, A. Bogliolo, E. Macii, M. Poncino, M. Surmei, **Regression based RTL power models for controllers**,
ACM Great Lakes Symposium on VLSI, pp. 147–152, March 2000.

72. L. Benini, G. Castelli, A. Macii, E. Macii, M. Poncino, R. Scarsi, **Life-Time Analysis of Batteries used in Portable Digital Systems**,
IEEE Mediterranean Electrotechnical Conference, pp. 240-243, May 2000.

73. L. Benini, M. Ferrero, A.Macii, E. Macii, M. Poncino, **Power/Performance Trade-Offs in the Implementation of Digital Filters: A Case Study**,
IEEE Mediterranean Electrotechnical Conference, pp. 595-598, May 2000.

74. L. Benini, A. Macii, E. Macii, M. Poncino, **Analysis of Energy Dissipation in Cache Memories**,
IEEE Mediterranean Electrotechnical Conference, pp. 236-239, May 2000.

75. Y. H. Lu, L. Benini, G. De Micheli, **Low Power Task Scheduling for Multiple Devices**,
IEEE International Workshop on Hardware/Software Codesign, pp. 39–43, May 2000.

76. M. Dalpasso, A. Bogliolo, L. Benini, **Hardware/Software IP Protection**,
ACM/IEEE Design Automation Conference, pp. 593-600, June 2000.

77. L. Benini, A. Macii, E. Macii, M. Poncino, **Synthesis of Application-SpecificMemories for Power Optimization in Embedded Systems**,
ACM/IEEE Design Automation Conference, pp. 300-303, June 2000.

78. Y. H. Lu, L. Benini, G. De Micheli, **Operating-System Directed Power Reduction**,
IEEE International Symposium on Low Power Electronics and Design pp. 37-42, July 2000.

79. T. Simunic, L. Benini, P. Glynn, G. De Micheli, **Dynamic Power Management for Portable Systems**,
ACM International Conference on Mobile Computing and Networking, pp. 11-19, Aug. 2000.

80. L. Benini, A. Macii, M. Poncino, **A recursive algorithm for low-power memory partitioning**,
IEEE International Symposium on Low Power Electronics and Design, pp. 78–83, Aug. 2000.

81. L. Benini, G. Castelli, A. Macii, E. Macii, R. Scarsi, **Battery-Driven Dynamic Power Management of Portable Systems**,
IEEE International Symposium on System Synthesis, pp. 25-30, Sep. 2000.

82. Y. H. Lu, L. Benini, G. De Micheli, **Requester-Aware Power Reduction**,
IEEE International Symposium on System Synthesis, pp. 18-24, Sep. 2000.

83. T. Simunic, L. Benini, G. De Micheli, M. Hans, **Source Code Optimization and Profiling of Energy Consumption in Embedded Systems**,
IEEE International Symposium on System Synthesis, pp. 193-198, Sep. 2000.

84. E. Y. Chung, L. Benini, G. De Micheli, **Energy Efficient Source Code Transformation based on Value Profiling**,
Proceedings of the International Workshop on Compilers and Operating Systems for Low Power, Philadelphia, October 2000.

85. L. Benini, G. Castelli, A. Macii, E. Macii, M. Poncino, R. Scarsi, **Extending Lifetime of Portable Systems by Battery Scheduling**,
IEEE Design Automation and Test in Europe Conference, pp. 197–201, March 2001.

86. A. Acquaviva, L. Benini, B. Riccò, **An Adaptive algorithm for Low Power Streaming Multimedia Processing,**
IEEE Design Automation and Test in Europe Conference, pp. 273–279, March 2001.

87. T. Zhang, L. Benini, G. De Micheli, **Component Selection and Matching for IP-Based Design**,
IEEE Design Automation and Test in Europe Conference, pp. 40-46, March 2001.

88. L. Macchiarulo, L. Benini, E. Macii, **On-the-fly Layout Generation for PTL Macrocells**, IEEE Design Automation and Test in Europe Conference, pp. 546–551, March 2001.

89. A. Acquaviva, L. Benini, B. Riccò, **Software-controlled Processor Speed Setting for Low-Power Streaming Multimedia**,
International Workshop on Software & Compilers for Embedded Systems, IEEE Trans. on CAD of Integrated Circuits and Systems 20(11): 1283-1292 (2001)

90. A. Acquaviva, L. Benini, B. Riccò, **Processor frequency setting for energy minimization of streaming multimedia applications**,
International Symposium on Hardware/Software Codesign, pp. 249–253, April 2001.

91. D. Bruni, A. Bogliolo, L. Benini, **Statistical design space exploration for application-specific unit synthesis**,
IEEE/ACM Design Automation Conference, pp. 641-646, June 2001.

92. L. Benini, L. Macchiarulo, A. Macii, E. Macii, M. Poncino, **From architecture to layout: partitioned memory synthesis for embedded systems-on-chip**,
IEEE/ACM Design Automation Conference, pp. 784-789, June 2001.

93. T. Simunic, L. Benini, A. Acquaviva, P. Glynn, G. De Micheli, **Dynamic voltage scaline and power management for portable systems**,
IEEE/ACM Design Automation Conference, pp. 524-529, June 2001.

94. L. Benini, A. Macii, E. Macii, **Exact and heuristic algorithms for low energy code compression in performance and memory constrainded embedded systems**,
IEEE Midwest Symposium on Circuits and Systems, pp. 201-206, Aug. 2001.

95. E.-Y. Chung, L. Benini, G. De Micheli, **Automatic Source Code Specialization for Energy Reduction**,
IEEE/ACM International Symposium on Low-Power Electronics and Design, pp. 80–83, Aug. 2001.

96. L. Benini, A. Macii, M. Poncino, **Cached-code compression for energy minimization in embedded processors**,
IEEE/ACM International Symposium on Low-Power Electronics and Design, pp. 322-327, Aug. 2001.

97. L. Benini, D. Bruni, M. Chinosi, C. Silvano, R. Zaccaria, R. Zafalon, **A Power Modeling and Estimation Framework for VLIW-based Embedded Systems**,

International Workshop on Power and Timing Modeling, Optimization and Simulation, Sept. 2001.

98. L. Benini, A. Macii, E. Macii, **Static footprint control in code compression for low-energy embedded systems**, International Workshop on Power and Timing Modeling, Optimization and Simulation, Sept. 2001.

99. L. Benini, L. Macchiarulo, E. Macii, **Area and timing models for PTL macrocells**, International Workshop on Power and Timing Modeling, Optimization and Simulation, Sept. 2001.

100. E. Y. Chung, L. Benini, G. De Micheli, **Source code transformation based on software cost analysis**, IEEE International Symposium on System Synthesis, pp. 153-158, Sept. 2001.

101. L. Benini, G. De Micheli, **Powering networks on chip: energy efficient and reliable interconnect design for SoCs**, IEEE International Symposium on System Synthesis, pp. 33-38, Sept. 2001.

102. D. Bruni, G. Olivier, A. Bogliolo, L. Benini, **Delay-sensitive power estimation at the register-transfer level**, IEEE International Conference on Circuits and Systems, vol. 2, pp. 1031-1034, Sept. 2001.

103. D. Bertozzi, L. Benini, B. Riccò, **Power aware network interface management for streaming multimedia**, Wireless Communications and Networking Conference, vol. 2, pp. 926-930, Mar. 2002.

104. D. Bertozzi, L. Benini, G. De Micheli, **Energy efficient noise tolerance for on-chip data buses**, IEEE/ACM Design Automation and Test in Europe, pp. 215-220, Mar. 2002.

105. G. De Micheli, L. Benini, **Networks on chips: a new paradigm for system on chip design**, IEEE/ACM Design Automation and Test in Europe, pp. 366-371, Mar. 2002.

106. L. Benini, D. Bruni, A. Macii, E. Macii, **Hardware-assisted data compression for energy minimization in systems with embedded processors**, IEEE/ACM Design Automation and Test in Europe, pp. 417-422, Mar. 2002.

107. L. Benini, E. Farella. B. Riccò, M. E. Bonfigli, L. Calori, **Palmtop Computers for managing interaction with immersive virtual heritage**, SCS Euromedia Conference pp. 183-189, Apr. 2002.

108. D. Bertozzi, L. Benini, B. Riccò, **Energy-efficient and reliable low-swing signaling for on-chip buses based on redundant coding**, IEEE International Symposium on Circuits and Systems, vol. 1, pp. 93-96, May. 2002.

109. L. Benini, D. Bruni, B. Riccò, A. Macii, E. Macii, **An adaptive data compression scheme for memory traffic minimization in processor systems**, IEEE International Symposium on Circuits and Systems, vol. 4, pp. 866-869, May. 2002.

110. T.-T. Ye, L. Benini, G. De Micheli, **Analysis of power consumption on switch fabrics in network routers**, IEEE/ACM Design Automation Conference, pp. 524-529, June 2002.

111. E. Ficarra, L.Benini, B.Ricco`, G.Zuccheri, **Automated DNA sizing in Atomic Force Microscope images**, IEEE International Symposium on Biomedical Imaging (ISBI02), pp. 453-456, July 2002.

112. L. Benini, A. Macii, E. Macii, M. Poncino, **Discharge Current Steering for Battery Lifetime Optimization**, ISLPED-02: ACM/IEEE 2001 International Symposium on Low-Power Electronics and Design, pp. 118-123, August 2002.

113. C. Guiducci, C. Stagni, G. Zuccheri, A. Bogliolo, L. Benini, B. Samorì, B. Riccò, **A Biosensor for Direct Detection of DNA sequences based on capacitance measurements**, ESSDERC2002, pp. 479-482, September 2002.

114. L. Benini, D. Bertozzi, D. Bruni, N. Drago, F. Fummi, M. Poncino, "**Legacy SystemC co-simulation of multi-processor systems-on-chip**,
IEEE International Conference on Computer Design: VLSI in Computers and Processors, pp. 494 -499, September 2002.

115. L. Benini, A. Macii, E. Macii, **Off-Line Data Profiling Techniques to Enhance Memory Compression in Embedded Systems**,
PATMOS-02: 12th International Workshop on Power and Timing Modeling, Optimization and Simulation, pp. 314-322, September 2002.

116. L. Benini, D. Bruni, N. Drago, M. Poncino, F.F.-M., **Virtual in-circuit emulation for timing accurate system prototyping**,
15th Annual IEEE International ASIC/SOC Conference, September, 2002.

117. F. Gatti, A. Acquaviva, L. Benini, B. Riccò, **Low-Power Control Techniques for TFT LCD Displays**,
International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES), pp. 218-224, October 2002.

118. D. Bruni, L. Benini, B. Riccò, **System Lifetime Extension by Battery Management: An Experimental Work**,
International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES), pp.232-237,October 2002

119. J.I. Gomez, P. Marchal, D. Bruni, L. Benini, M. Prieto, F. Catthoor, **Scenario-based SDRAM-Energy-Aware Scheduling for Dynamic Multi-Media Applications on Multi-Processor Platforms**" Workshop on Application Specific Processors (WASP), November 2002

120. L. Benini, M.E. Bonfigli, D.Brunelli, E.Farella, M.Gaiani, B. Riccò, **Using Palmtop Computers and Immersive Virtual Reality for Cooperative archaeological analysis: the Appian Way case study**,
International Conference on Virtual Systems and Multimedia (VSMM), 2002.

121. D. Bertozzi, L. Benini, B. Riccò, **Parametric timing and power macromodels for high level simulatioon of low-swing interconnects**,
International Symposium on Low Power Electronics and Design, p. 307, 2002.

122. D. Bertozzi, L. Benini, G. De Micheli, **Low power error resilient encoding for on-chip data buses**
Design, Automation and Test in Europe Conference and Exhibition, pp. 102 -109, 2002.

123. L. Benini, **Advanced Power Management Techniques: Going Beyond Intelligent Shutdown**,
Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC) , pp. 385-389, 21-24 Jan. 2003.

124. L. Benini, A. Macii, M. Poncino, **Energy-Aware Design of Embedded Memories: A Survey of Technologies, Architectures and Optimization Techniques**,
ACM Transactions on Embedded Computing Systems, Vol. 2, no. 1, pp. 5-32, February 2003.

125. L. Benini, D. Bruni, A. Macii, E. Macii, **Hardware Implementation of Data Compression Algorithms for Memory Energy Optimization**,
ISVLSI-03: IEEE International Symposium on VLSI, pp. 250-251, February 2003.

126. D. Bertozzi, A. Raghunathan, S. Ravi, L. Benini, **Transport Protocol Optimization for Energy Efficient Wireless Embedded Systems**,
Int. Conf. on Design Automation and Testing in Europe (DATE 2003), pp.706-711, March 2003.

127. P. Marchal, D. Bruni, J.I. Gomez, L. Benini, L. Pinuel, F. Catthoor, H. Corporaal, **SDRAM-Energy-Aware Memory Allocation for Dynamic Multi-Media Applications on Multi-Processor Platforms**,
IEEE CS Proceedings of Design, Automation and Test in Europe (DATE) Conference, pp. 516-523, 4-7 March 2003.

128. T. Ye, L. Benini, G. De Micheli, **Packetized On-Chip Interconnect Communication Analysis**,

IEEE CS Proceedings of Design, Automation and Test in Europe (DATE) Conference, pp. 344-349, 4-7March, 2003.

129. L. Benini, A. Macii, E. Macii, E. Omerbegovic, M. Poncino, F. Pro, **A Novel Architecture for Power Maskable Arithmethic Units**,
GLS-VLSI-03: IEEE/ACM 13th Great Lakes Symposium on VLSI, pp. 136-140, April 2003.

130. L. Benini, A. Macii, E. Macii, E. Omerbegovic, M. Poncino, F. Pro, **Design of Power Maskable Unit for Cryptographic Applications**,
DAC-40: 40th Design Automation Conference, pp. 36-41, Giugno 2003.

131. L. Benini, A. Macii, E. Macii, M. Poncino, **Energy-Aware Design Techniques for Differential Power Analysis Protection**,
DAC-40: ACM/IEEE Design Automation Conference, pp. 36-41, June 2003.

132. M. Donno, A. Ivaldi, L. Benini, E. Macii, **Clock-Tree Power Optimization based on RTL Clock-Gating**,
DAC-40: ACM/IEEE Design Automation Conference, pp. 622-627 June 2003.

133. L. Benini, A. Galati, A. Macii, E. Macii, M. Poncino, **Energy-Efficient Data Scrambling for Secure Communication in Crypto-Processors**,
ISLPED-03: ACM/IEEE 2003 International Symposium on Low Power Electronics and Design, pp. 26-29, August 2003.

134. M. Dall'Osso, G. Biccari, L. Giovannini, D. Bertozzi, L. Benini, **Xpipes: a Latency Insensitive Parameterized Network-on-Chip Architecture for Multi-Processor SoCs**,
IEEE Int. Conf. on Computer Design, pp. 536-539, September 2003.

135. A. Acquaviva, E. Lattanzi, A. Bogliolo, L. Benini, **A Simulation Model for Streaming Applications over a Power Manageable Wireless Link**,
Proceedings of European Simulation and Modelling Conference (ESMC), October 2003.

136. A. Acquaviva, E. Lattanzi, A. Bogliolo, L. Benini, **Exploring Coprocessor Interfaces in an Embedded Java Environment**,
Proc. of ICOSMO, October 2003.

137. A. Acquaviva, E. Lattanzi, A. Bogliolo, L. Benini, **Dynamic Power Management of Streaming Applications over a Wireless LAN**,
Proc. of ICOSMO, October 2003.

138. F. Angiolini, L. Benini, A. Caprara, **Polynomial-Time Algorithm for On-Chip Scratchpad Memory Partitioning**,
Proceedings of the ACM International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES), pp. 318-326, Oct 30 - Nov 1, 2003.

139. E. Farella, D. Brunelli, M.E. Bonfigli, L. Benini, B. Riccò, **Multi-client Cooperation and Wireless PDA Interaction in Immersive Virtual Environment**,
Proceedings of EUROMEDIA, 2003.

140. C. Guiducci, C. Stagni, G. Zuccheri, A. Bogliolo, L. Benini, B. Samorì, B. Riccò, **A Novel DNA Detection technique based on Integrable Electronics**,
Proceedings of New trends in nucleic acid biosensors, 2003.

141. T. Basten, L. Benini, A. Chandrakasan, M. Lindwer, J. Liu, R. Min, F. Zhao, **Scaling into ambient intelligence**,
Design, Automation and Test in Europe Conference and Exhibition 2003, 2003, pp. 76-81.

142. R. Barbieri, Farella E., A. Acquaviva, L. Benini, B. Riccò, **A Low-Power Motion Capture System with Integrated Accelerometers**".
Proceedings of IEEE CCNC04, Jan. 2004

143. E. Ficarra, L. Benini, E.Macii, G. Zuccheri, **A Robust Algorithm for Automated Analysis of DNA Molecules in AFM Images**,
IASTED Biomedical Engineering Conference, Feb. 2004

144. P. Babighian, L. Benini, E. Macii, **A Scalable ODC-Based Algorithm for RTL Insertion of Gated Clocks**,
IEEE/ACM Design Automation and Test in Europe, France, Feb. 2004.

145. A.Ivaldi, L. Benini, A. Macii, E. Macii, **Block-Enabled Memory Macros: Design Space Exploration and Application-Specific Tuning**,
IEEE/ACM Design Automation and Test in Europe, Feb. 2004.

146. P. Babighian, L. Benini, E. Macii, **Sizing and Characterization of Leakage-Control Cells for Layout-Aware Distributed Power-Gating**,
IEEE/ACM Design Automation and Test in Europe, Feb. 2004.

147. F. Menichelli, L. Benini, M. Olivieri, M.Donno, L. Bisdounis, **A simulation-based power-aware architecture exploration of a multiprocessor System-on-Chip design**, IEEE/ACM Design Automation and Test in Europe February 2004.

148. M. Loghi, F. Angiolini, D. Bertozzi, L. Benini, R. Zafalon, **Analyzing on-chip communication in a MPSoC environment**,
IEEE/ACM Design, Automation and Test in Europe, Feb 2004

149. M. Loghi, M. Poncino, L. Benini, **Cycle-accurate power analysis for multiprocessor systems-on-a-chip**,
IEEE/ACM Great Lakes symposium on VLSI, April 2004.

150. E. Lattanzi, A. Gayasen, M. Kandemir, N. Vijaykrishnan, L. Benini, A. Bogliolo, **Improving Java performance using dynamic method migration on FPGAs.**
IEEE Parallel and Distributed Processing Symposium, April 2004.

151. C. Nardini, S. Cha, D. Wang, M. Diehn, Benini L., G. De Micheli, M. Kuo. **A Non-Invasive Approach for Molecular Characterization of Glioblastoma Multiforme: Magnetic Resonance Imaging Correlation with cDNA Microarray Expression Profiles.** American Association of Neurological Surgeons, pp. ID: 22678, April 16-21, 2004. (abstract)

152. D. Masotti, E. Ficarra, L. Benini, E. Macii, **Techniques for Enhancing Computation of DNA Curvature Molecules**,
IEEE Fourth Symposium on Bioinformatics and Bioengineering, May 2004.

153. S. Yoon, C. Nardini, Benini L., G. De Micheli.
Enhanced pClustering and its applications to gene expression data.
IEEE Symposium on BIBE (Bioinformatics and Bioengineering), pp. 275 – 282, May 19-21, 2004.

154. F. Poletti, P. Marchal, D. Atienza, F. Catthoor, L. Benini, **An integrated hardware/software approach for run-time scratchpad management**,
ACM/IEEE Design Automation Conference (nominated for best paper), June 2004.

155. C. Guiducci, C. Stagni, L. Benini , G. Zuccheri, B. Samori, B. Riccò. **A Fully-Electronic Dna Detection Technique Fro Point-Of-Care Genetic Analysis**.
(Infmeeting) Istituto Nazionale Di Fisica Delle Materia Meeting. 8-10 Jun, 2004.

156. P. Babighian, L. Benini, E. Macii, **Post-Layout Leakage Power Minimization Based On Distributed Sleep Transistor Insertion**,
Acm/Ieee International Symposium On Low Power Electronics And Design, Newport Beach, California, Aug. 2004.

157. F. Angiolini, F. Menichelli, A. Ferrero, L. Benini, M. Olivieri. **A Post-Compiler Approach To Scratchpad Mapping Of Code**.

International Conference On Compilers, Architecture, And Synthesis For Embedded Systems (Cases). ,pp. 259 – 267, Sep 22 - 25, 2004.

158. M. J. Absar, F. Poletti, P. Marchal, F. Catthoor, Benini L. **Fast And Power-Efficient Dynamic Data-Layout With Dma-Capable Memories**.
First Int'l Workshop On Power-Aware Real-Time Computing, pp. 1 – 4, September 26, 2004.

159. M. Loghi, M. Poncino, Benini L. **Empirical Macromodeling of Operating System Communication Primitives, Probabilistic Analysis Techniques for Real Time and Embedded Systems**.
1st International Workshop on Probabilistic Analysis Techniques For Real Time And Embedded System. 26th September 2004.

160. F. Angiolini, F. Menichelli, A. Ferrero, L. Benini, M. Olivieri. **Memory optimization: A post-compiler approach to scratchpad mapping of code**
The international conference on Compilers, architecture, and synthesis for embedded systems, ACM Press, September 2004.

161. M. Loghi, M. Poncino, L. Benini. **Analyzing Power Consumption of Message Passing Primitives in a Single-chip Multiprocessor**.
IEEE International Conference on Computer Design, pp. 393 – 396, October 11 - 13, 2004.

162. Patel, L. Benini, E. Macii, M. Poncino, **Reducing Cache Misses by Application-Specific Re-Configurable Indexing.**
ACM/IEEE International Conference on Computer-Aided Design, Nov. 2004.

163. M. Ruggiero, F. Angiolini, F. Poletti, D. Bertozzi, Benini L., R. Zafalon. **Scalability Analysis of Evolving SoC Interconnect Protocols**
International Symposium on System-on-Chip, pp. 169 – 172, November 16-18, 2004.

164. D.S. Wang, S. Cha, C. Nardini, M. Diehn, B. K. Chan, L. Benini, G. De Micheli, M. D. Kuo. (2004). **Correlation between global gene expression patterns and magnetic resonance imaging findings in glioblastoma multiforme**.
Society for Neuro Oncology. pp. 340, (abstract), November 18-21, 2004.

165. C. Nardini, M. Diehn, B. K. Chan, L. Benini, G. De Micheli, M. D. Kuo. **Imaging Correlation with Alterations in Global Gene Expression for Functional Radiogenomic Analysis**.
Radiological Society of Nord America, pp. 403, Nov 28 - Dec 3, 2004. (abstract)

166. C. Nardini, M. Diehn, B. K. Chan, L. Benini,G. De Micheli, M. D. Kuo. **Imaging Correlation with Alterations in Global Gene Expression for Functional Radiogenomic Analysis**.
Radiological Society of Nord America, Book of Abstracts. Pp. 403, Nov 28 - Dec 3, 2004.

167. F. Angiolini, F. Menichelli, A. Ferrero, L. Benini, M. Olivieri, **A PostCompiler Approach to Scratchpad Mapping of Code,**
ACM Conference on Compilers, Architecture, and synthesis for Embedded Systems, 2004.

168. Y. Sungroh, C. Nardini, L. Benini, G. De Micheli, **Enhanced pclustering and its applications to gene expression data**,
IEEE Symposium on Bioinformatics and Bioengineering, 2004.

169. A.Jalabert, S. Murali, L. Benini, G. De Micheli, **XpipesCompiler: a tool for instantiating application specific networks on chip Design**,
IEEE/ACM Automation and Test in Europe 2004.

170. M. Ruggiero, F. Angiolini, F. Poletti, D. Bertozzi, L. Benini, R. Zafalon, **Scalability Analysis of Evolving SoC Interconnect Protocols**,
International Symposium on System-on-Chip 2004.

171. C. Guiducci, V. Stambouli-Sene, M. Labeau, L. Benini, B. Riccò , **Conductive oxides as new materials for electrical DNA detection**,
The Eighth World Congress on Biosensors, 2004.

172. S. Murali, L. Benini, G. De Micheli. **Mapping and Physical Planning of Networks-on-Chip Architectures with Quality-of-Service Guarantees**.
Asia and South Pacific Design Automation Conference (ASP-DAC), vol. 1, pp. 27 – 32, 18-21 Jan 2005.

173. L. Benini, S. K. Shuklam, R. K.Gupta, **Architectural, system level and protocol level techniques for power optimization for networked embedded systems**,
VLSI Design, 18th International Conference on, pp. 18, 3-7 Jan. 2005.

174. C. Guiducci, C. Stagni, L. Benini, M. Lanzoni, B. Riccò, D. Caputo, G. De Cesare, A. Nascetti. **DNA Detection by Low-cost Amorphous Silicon UV Sensors**.
The X conference of the Associazione Italiana Sensori e Microsistemi, AISEM 2005, 15-17 Feb, 2005.

175. C. Stagni, C. Guiducci, M. Lanzoni, L. Benini, B. Riccò. **Hardware-Software Design of a Smart Sensor for Fully-Electronic DNA Hybridization Detection**.
Design, Automation and Test in Europe Conference and Exhibition, vol. 3, pp. 198 – 203, 7-11 March 2005.

176. E. Farella, A. Acquaviva, L. Benini, B. Riccò.
A wearable gesture recognition system for natural navigation interfaces.
EUROMEDIA2005, pp. 110 – 115, 11-13 April 2005.

177. M. Loghi, M. Letis, M. Poncino, L. Benini. **Exploring the Energy Efficiency of Cache Coherence Protocols in Single-Chip Multi-Processors**.
ACM Great Lakes Symposium on VLSI (GLSVLSI). 17-19 April 2005.

178. P. Babighian, L. Benini, A. Macii, E. Macii. **Low-Overhead State-Retaining Elements for Low-Leakage MTCMOS Design**.
The 15th ACM Great Lakes symposium on VLSI, pp. 367 – 370, 17-19 April 2005.

179. N. Genko, D. Atienza, G. De Micheli, Benini L., J. Mendias, R. Hermida, F. Catthoor. **A Novel Approach for Network on Chip Emulation**.
IEEE International Symposium on Circuits and Systems, pp. 2365 – 2368, 23-26 may 2005.

180. C. Guiducci, C. Stagni, L. Benini, G. Zuccheri, B. Samorì, D. Caputo, A. Nascetti, D. De Cesare, B. Riccò. **Microfabricated sensors for label-free electronic DNA detection**.
Matter, Materials and Devices Meeting, pp. 11 22-25 Giugno 2005.

181. R. Cucchiara, A. Prati, Benini L., E. Farella. **T-Park: ambient intelligence for security in public parks**.
The IEE International Workshop on Intelligent Environments, pp. 243 – 251, 28-29 June 2005.

182. E. Farella, A. Pieracci, D. Brunelli, A. Acquaviva, L. Benini, B. Riccò. **Design and Implementation of WiMoCA Node for a Body Area Wireless Sensor Network.** International Conference on Sensor Networks (SENET), pp. 342 – 347, August 14, 2005.

183. L. Benini, D. Bertozzi, A. Guerri, M. Milano. **Allocation and Scheduling for MPSoCs via decomposition and no-good generation.**
The 19th International Joint Conference on Artificial Intelligence, pp. 1517 – 1518, 30 july - 5 august 2005.

184. A. Pullini, F. Angiolini, D. Bertozzi, L. Benini. **Fault Tolerance Overhead in Network-on-Chip Flow Control Schemes**.
18th SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN. September 4-7, 2005.

185. S. Yoon, L. Benini, G. De Micheli. **Finding Co-Clusters of Genes and Clinical Parameters**.

The 27th Annual International Conference of the IEEE Engineering in Medicine and Biology Society. 1-4 Sept. 2005.

186. K. Patel, L. Benini, E. Macii, M. Poncino. (2005). **Energy-Efficient Value-Based Selective Refresh for Embedded DRAMs.**
15th International Workshop on Power and Timing Modeling, Optimization and Simulation. September 21-23, 2005. (pp. 466 - 476).

187. S. Srinivasan, F. Angiolini, M. Ruggiero, N. Vijaykrishnan, L. Benini. **Simultaneous Memory and Bus Partitioning for SoC Architectures.**
The 2005 IEEE International SOC Conference (SOCC). 25 - 28 Sept 2005.

188. D. Kuo, C. Nardini, D. Wang, L. Benini, G. De Micheli, S. Cha, M. Diehn. **MRI Guided Feature Evaluation of Characteristic Gene Expression Signatures in Glioblastoma Multiforme.**
European Congress of Radiology, vol. 15, pp. B-439, Oct 2005.

189. S. Mahadevan, F. Angiolini, J. Madsen, L. Benini, J. Sparsø. **Realistically Rendering SoC Traffic Patterns with Interrupt Awareness.**
The IFIP VLSI-SOC conference, pp. 211 – 216, 17-19 Oct 2005.

190. M. Ruggiero, A. Acquaviva, D. Bertozzi, L. Benini. **Application-Specific Power-Aware Workload Allocation for Voltage Scalable MPSoC Platforms.**
IEEE International Conference on Computer Design, pp. 87 – 93, 2-5 Oct, 2005.

191. A. Prati, R. Vezzani, L. Benini, E. Farella, P. Zappi, **Enlarge and enhance the view with video, audio and sensor networks: An integrated multi-modal sensor network for video surveillance**.
The third ACM international workshop on Video surveillance & sensor networks VSSN '05**,** Pages: 95 – 102, November 2005.

192. L. Benini. **Energy efficient NoC design**.
The 18th annual symposium on Integrated circuits and system design SBCCI, pp. 1, 2005.

193. L. BENINI. **Advanced power management of SoC platforms**.
The 18th annual symposium on Integrated circuits and system design SBCCI, pp. 1, 2005.

194. C. Nardini, M. Diehn, L. Benini, M. D. Kuo, **A method for extracting sets of genes related to Magnetic Resonance Imaging (MRI) features significantly enriched for known biological function.**
International Oncology Symposium, Radiological Society of North America, p. 88, 2005.

195. S. Volinia, S. Rossi, D. Valentini, G. Gamberoni, S. Storari, L. Benini, C. Nardini, D. Masotti, C. Camaschella, P. Gasperini, **TOM: Transcriptomics of OMIM**,
Microarray Gene Expression Data Society, 2005.

196. E. Ficarra, S. Yoon, L. Benini, E. Macii, G. De Micheli.
Clinical bioimaging and functional genomics.
FIMA International Conference on "Models and Methods for Human Genomics". Ayas-Champoluc, pp. 37., January 23-27, 2006.

197. E. Ficarra, G. De Micheli, S. Yoon, L. Benini, E. Macii. **Bioimaging and Clinical Genomics**.
Proceedings of pHealth IEEE International workshop on wearable micro and nanosystems for personalized Health. pp. S.6.5. 30 Jan. - 01 Feb. 2006.

198. C. Stagni Degli Esposti, C. Guiducci, C. Paulus, M. Schienle, M. Augustyniak, G. Zuccheri, B. Samori, L. Benini, B. Ricco, R. Thewes. **Fully Electronic CMOS DNA Detection Array Based on Capacitance Measurement with On-Chip Analog-to-Digital Conversion**.
Solid-State Circuits, 2006 IEEE International Conference Digest of Technical , pp. 69 – 78, 2006.

199. P. Zappi, E. Farella, L. Benini. **A PIR based wireless sensor node prototype for surveillance applications**. *Adjunct Proceedings Of European Workshop on Wireless Sensor Networks (EWSN 06)*, pp. 26 - 27, 2006.

200. S. Rossi, D. Masotti, C. Nardini, E. Bonora, E. Macii, S. Volinia, L. Benini. **Integrated web-based approach to multigenic diseases**. *Consortium for Post Genome Science Conference*. Manchster, United Kingdom. Feb. 22-24, 2006. (pp. 1).

201. D. Brunelli, E. Farella, L. Rocchi, M. Dozza, L. Chiari, L. Benini. **Bio-feedback System for Rehabilitation Based on Wireless Body Area Network**. *Proc. Fourth Annual IEEE International Conference on Pervasive Computing and Communications Workshops, PerCom 2006*. Pisa. 13-17 March 2006, pp. 527 - 531.

202. E. Farella, S. O'Modhrain, L. Benini, B. Ricco. **Gesture signature for ambient intelligence applications: a feasibility study**. *Pervasive Computing. 4th International Conference, PERVASIVE 2006. Proceedings (Lecture Notes in Computer Science Vol. 3968)*. Dublin, Ireland. 7-10 May 2006, pp. 288 – 304.

203. E. Ficarra, E. Macii, G. De Micheli, L. Benini. **Computer-Aided Evaluation of Protein Expression in Pathological Tissue Images**. *Proceedings of the 19th IEEE International Symposium on Computer-Based Medical Systems*. 19th IEEE International Symposium on Computer-Based Medical Systems. s.l. 22-23 June 2006, pp. 413 - 418.

204. L. Benini, D. Bertozzi, A. Guerri, M.Milano. **Allocation, Scheduling and Voltage Scaling for Energy Aware MPSOCs**. (abstract) A cura di C. BECK, B. SMITH. LECTURE NOTES IN COMPUTER SCIENCE. Integration of AI and OR techniques in Constraint Programming for Combinatorial Optimization problems. Cork Ireland. June 2006, vol. 3990, pp. 44 - 58.

205. L. Rocchi, E. Farella, M. Dozza, D. Brunelli, L. Benini, L. Chiari. **Wireless bio-feedback system for balance control**. *Proceedings of the XVI Congress of the International Society of Electrophysiology and Kinesiology (ISEK).* Torino, 28 Jun -1 Jul 2006, pp. 182.

206. C. Moser, L. Thiele, L. Benini, D. Brunelli. **Real-Time Scheduling with Regenerative Energy**. *Proceedings of the 18th Euromicro Conference on Real-Time Systems.* S.l. 05-07 July 2006, pp. 261 - 270.

207. M. Verma, L. Wehmeyer, R. Pyka, P. Marwedel, L. Benini. **Compilation and Simulation Tool Chain for Memory Aware Energy Optimizations**. *Embedded Computer Systems: Architectures, Modeling, and Simulation. 6th International Workshop, SAMOS 2006. Proceedings (Lecture Notes in Computer Science Vol.4017)*. 17-20 July 2006, pp. 279 – 288.

208. I. Al Khatib, F. Poletti, D. Bertozzi, L. Benini, M. Bechara, H. Khalifeh, A. Jantsch, R. Nabiev. **A multiprocessor system-on-chip for real-time biomedical monitoring and analysis: architectural design space exploration**. 2006 Design Automation Conference. San Francisco, CA, USA. 24-28 July 2006, pp. 125 – 130.

209. D. Atienza, S. Murali, F. Angiolini, L. Benini, G. De Micheli, J.M. Mendias, R. Hermida. **Diseño de redes en chip de propósito específico con información de rutado físico**. *XVII Jornadas de Paralelismo*. Albacete, Spain. September 2006, pp. 597 – 602.

210. F. Angiolini, D. Atienza, S. Murali, L. Benini, G. De Micheli. **Reliability Support for On-Chip Memories Using Networks-on-Chip**. *Proceedings of the International Conference on Computer Design (ICCD) 2006*. San José (CA), USA. Oct 1-4 2006, pp. 1 - 8.

211. A. Chakraborty, K. Duraisami, A. Sathanur, P. Sithambaram, L. Benini, A. Macii, E. Macii, M. Poncino. **Dynamic thermal clock skew compensation using tunable delay buffers**. *ISLPED'06 Proceedings of the 2006 International Symposium on Low Power Electronics and Design*. Tegernsee, Germany. 4-6 Oct. 2006. (pp. 162 - 167). ISBN: 1595934626. PISCATAWAY, NJ: IEEE.

212. S. Murali, P. Meloni, F. Angiolini, D. Atienza, S. Carta, L. Benini, G. De Micheli, L. Raffo. **Designing Message-Dependent Deadlock Free Networks on Chips for Application-Specific Systems on Chips**. *Proceedings of the IFIP VLSI-SOC Conference 2006*. Nice, France. Oct 16-18, 2006. (pp. 158 - 163).

213. P.G. Del Valle, D. Atienza, I. Magan, J.G. Flores, E.A. Perez, J.M. Mendias, L. Benini, G. De Micheli. **A Complete Multi-Processor System-on-Chip FPGA-Based Emulation Framework**. *Proceedings of 14th Annual IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)*. Nice, France. October 2006. (pp. 140 - 145). ISBN: 3901882197.

214. S. Murali, R. Tamhankar, F. Angiolini, A. Pullini, D. Atienza, L. Benini, G. De Micheli. **Comparison of a Timing-Error Tolerant Scheme with a traditional Re-transmission Mechanism for Networks on Chips**. *Proceedings of System-on-Chip Conference (SOC'06)*. Tampere, Finland. November 2006. (pp. 27 - 30). ISBN: 1424406226.

215. L. Benini, D. Bertozzi, A. Guerri, M. Milano, M. Ruggiero. **A Cooperative, accurate solving framework for optimal allocation, scheduling and frequency selection on energy-efficient MPSoCs**. *Proc. of the International Symposium on System-on-Chip 2006*. Tampere, Finland. Nov. 2006.

216. S. Murali, P. Meloni, F. Angiolini, D. Atienza, S. Carta, L. Benini, G. De Micheli. **Designing Application-Specific Networks on Chips with Floorplan Information**. *Proceedings of International Conference on Computer-Aided Design (ICCAD)*. San Jose, CA, USA. November 2006. (pp. 355 - 362). ISBN: 1595933891.

217. P.G. del Valle, D. Atienza, I. Magan, J.G. Flores, E.A. Perez, J.M. Mendias, L. Benini, G. De Micheli. **Architectural Exploration of MPSoC Designs Based on an FPGA Emulation Framework**. *XXI Conference on Design of Circuits and Integrated Systems (DCIS)*. Barcelona, Spain. November 2006. (pp. 1 - 6).

218. C. Nardini, D. Masotti, Y. Sungroh, E. Macii, M.D. Kuo, G. De Micheli, L. Benini. **Mining Gene Sets for Measuring Similarities**.
Proceedings / IEEE Symposium on Computers and Communications. ISCC 2006. (pp. 227 - 232). ISBN: 15301346. LOS ALAMITOS, CALIFORNIA: IEEE Computer Society Press.

219. D. Atienza, P. G. Del Valle, G. Paci, F. Poletti, L. Benini, G. De Micheli, J. M. Mendias. **A fast HW/SW FPGA-based thermal emulation framework for multi-processor system-on-chip**. *Proceedings of the 43rd annual conference on Design automation. Session 36: electrical and thermal issues in FPGAS* . Annual ACM IEEE Design Automation Conference. San Francisco, CA, USA. 2006. (pp. 618 - 623). ISBN: 1595933816. NEW YORK, NY: ACM Press.

220. E. Farella, A. Pieracci, L. Benini, A. Acquaviva. **A Wireless Body Area Sensor Network for Posture Detection**. *Computers and Communications, 2006. ISCC '06. Proceedings. 11th IEEE Symposium on*. 2006. ISBN: 15301346. LOS ALAMITOS, CALIFORNIA: IEEE Computer Society Press.

221. F. Angiolini, J. Ceng, R. Leupers, F. Ferrari, C. Ferri, L. Benini. **An integrated open framework for heterogeneous MPSoC design space exploration**. *Proceedings of the conference on Design, automation and test in Europe. SESSION: Semi-formal validation methods* . Munich, Germany. 2006. (pp. 1145 - 1150). ISBN: 3981080106. LEUVEN: European Design and Automation Association.

222. F. Angiolini, P. Meloni, S. Carta, L. Benini, L. Raffo. **Contrasting a NoC and a traditional interconnect fabric with layout awareness**. *Proceedings of the conference on Design, automation and test in Europe. SESSION: Application-specific network on chip design*. Munich, Germany. 2006. (pp. 124 - 129). ISBN: 3981080106. LEUVEN: European Design and Automation Association.

223. G. Paci, P. Marchal, F. Poletti, L. Benini. **Exploring "temperature-aware" design in low-power MPSoCs**. *Proceedings of the conference on Design, automation and test in Europe. SESSION: Thermal aspects of low power*

design. Munich, Germany. 2006. (pp. 838 - 843). ISBN: 3981080106. LEUVEN: European Design and Automation Association.

224. I. Al Khatib, D. Bertozzi, F. Poletti, L. Benini, A. Jantsch, M. Bechara, H. Khalifeh, M. Hajjar, R. Nabiev, S. Jonsson. **MPSoC ECG biochip: a multiprocessor system-on-chip for real-time human heart monitoring and analysis**. *Proceedings of the 3rd conference on Computing frontiers. SESSION: Multithreaded, multicore, and SoC systems*. Ischia, Italy. 2006. (pp. 21 - 28). ISBN: 1595933026. NEW YORK, NY: ACM Press.

225. K. Patel, L. Benini, E. Macii, M. Poncino. **STV-Cache: a leakage energy-efficient architecture for data caches**. *Proceedings of the 16th ACM Great Lakes symposium on VLSI. SESSION: System & architectural-level power optimization*. Philadelphia, PA, USA. 2006. (pp. 404 - 409). ISBN: 1595933476. NEW YORK, NY: ACM Press.

226. L. Benini. **Application specific NoC design**. *Proceedings of the conference on Design, automation and test in Europe. SESSION: Hot topic: system level design of SoC (4G wireless special day)*. Munich, Germany. 2006. (pp. 491 - 495). ISBN: 3981080106. LEUVEN: European Design and Automation Association.

227. M. Loghi, M. Poncino, L. Benini. **Synchronization-driven dynamic speed scaling for MPSoCs**. *Proceedings of the 2006 international symposium on Low power electronics and design. Tegernsee, Bavaria, Germany. POSTER SESSION: Low power mixed-signal and digital systems*. Tegernsee, Bavaria, Germany. 2006. (pp. 346 - 349). ISBN: 1595934626. NEW YORK, NY: ACM Press.

228. M. Sama, V. Pacella, E. Farella, L. Benini, B. Riccó. **3dID: a low-power, low-cost hand motion capture device**. *Proceedings of the conference on Design, automation and test in Europe: Designers' forum. SESSION: Wireless communication and networking* . Munich, Germany. 2006. (pp. 136 - 141). ISBN: 3981080106. LEUVEN: European Design and Automation Association.

229. P. Babighian, L. Benini, A. Macii, E. Macii. **Enabling fine-grain leakage management by voltage anchor insertion**. *Proceedings of the conference on Design, automation and test in Europe. SESSION: Leakage and dynamic power aware logic design* . Munich, Germany. 2006. (pp. 868 - 873). ISBN: 3981080106. LEUVEN: European Design and Automation Association.

230. P. Babighian, L. Benini, A. Macii, E. Macii. **Enabling fine-grain leakage management by voltage anchor insertion**. *DATE-06: IEEE Design Automation and Test in Europe*. Munich, Germany. March 2006. (pp. 126 - 131). PISCATAWAY, NJ: IEEE Computer Society Press.

231. S. Künzli, F. Poletti, L. Benini, L. Thiele. **Combining simulation and formal methods for system-level performance analysis**.
Proceedings of the conference on Design, automation and test in Europe. SESSION: System level performance analysis . Munich, Germany. 2006. (pp. 236 - 241). ISBN: 3981080106. LEUVEN: European Design and Automation Association.

232. S. Murali, D. Atienza, L. Benini, G. De Micheli. **A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip**. *Proceedings of the 43rd annual conference on Design automation table of contents. Session 49: analysis and optimization issues in NoC design* . San Francisco, CA, USA. 2006. (pp. 845 - 848). ISBN: 1595933816. NEW YORK, NY: ACM Press.

233. C. Nardini, M. Diehn, L Benini, M. D. Kuo. **Degree of mass effect by MRI in glioblastoma multiforme can predict the gene expression level of a cell proliferation gene expression program**. (abstract) *European Congress of Radiology, Book of Abstracts*. Vienna, Austria. 2006. (vol. 16, Suppl. 1, pp. B-100).

234. I. Al Khatib, D. Bertozzi, F. Poletti, L. Benini, A. Jantsch, M. Bechara, H. Khalifeh, M. Hajjar, R. Nabiev, S. Jonsson. **Hardware/software architecture for real-time ECG monitoring and analysis leveraging MPSoC technology**. LECTURE NOTES IN COMPUTER SCIENCE. vol. 1, pp. 239 – 258, 2007.

235. A. Calimera, A. Pullini, A. Visweswara Sathanur, L. Benini, A. Macii, E. Macii, M. Poncino. **Design of a family of sleep transistor cells for a clustered power-gating flow in 65nm technology**. *Proceedings of the 17th great lakes symposium on Great lakes symposium on VLSI*. Stresa-Lago Maggiore, Italy. 2007. (pp. 501 - 504). ISBN: 9781595936059. NEW YORK, NY: ACM Press.

236. A. Dalla Torre, M. Ruggiero, L. Benini. **MP-Queue: an Efficient Communication Library for Embedded Streaming Multimedia Platforms**. *Embedded Systems for Real-Time Multimedia, 2007. ESTIMedia 2007. IEEE/ACM/IFIP Workshop on* . Salzburg, Austria. 4-5 Oct. 2007. (pp. 105 - 110). ISBN: 9781424416547.

237. A. Kerhet, F. Leonardi, A. Boni, P. Lombardo, M. Magno, L. Benini. **Distributed Video Surveillance Using Hardware-Friendly Sparse Large Margin Classifiers**. *Proceedings of IEEE Conference on Advanced Video and Signal based Surveillance.* Advanced Video and Signal based Surveillance. London, UK. September 5 - 7, 2007. (pp. 87 - 92). ISBN: 9781424416967.

238. A. Marongiu, L. Benini, M. Kandemir. **Lightweight barrier-based parallelization support for non-cache-coherent MPSoC platforms**. *Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems*. International Conference on Compilers, Architecture and Synthesis for Embedded Systems. Salzburg, Austria. 2007. (pp. 145 - 149). ISBN: 9781595938268. NEW YORK, NY: ACM Press.

239. A. Nahapetian, P. Lombardo, A. Acquaviva, L. Benini, M. Sarrafzadeh. **Dynamic reconfiguration in sensor networks with regenerative energy sources**. *Proceedings of the conference on Design, automation and test in Europe*. Design, automation and test in Europe. Session: Advanced architectures for low power optimization. Nice, France. 2007. (pp. 1054 - 1059). ISBN: 9783981080124. SAN JOSE, CA: EDA Consortium.

240. A. Pullini, F. Angiolini, P. Meloni, D. Atienza, S. Murali, L. Raffo, G. De Micheli, L. Benini,. **NoC Design and Implementation in 65 nm Technology**. *Proceedings of the First International Symposium on Networks-on-Chip (NOCS'07)*. Princeton University, New Jersey. May 2007. (vol. 2007, pp. 273 - 282). ISBN: 0-7695-2773-6. IEEE Circuits and Systems Society.

241. A. Sathanur, A. Calimera, L. Benini, A. Macii, E. Macii, M. Poncino. **Efficient Computation of Discharge Current Upper Bounds for Clustered Sleep Transistor Sizing**. *Design, Automation & Test in Europe Conference & Exhibition, 2007. DATE '07* . Nice, France. 16-20 April 2007. (pp. 1 - 6). ISBN: 9783981080124.

242. A. Sathanur, A. Calimera, L. Benini, A. Macii, E. Macii, M. Poncino. **Interactive presentation: Efficient computation of discharge current upper bounds for clustered sleep transistor sizing**. *Proceedings of the conference on Design, automation and test in Europe*. Conference on Design, automation and test in Europe (DATE) SESSION: Temperature and process aware low power techniques. Nice, France. 2007. (pp. 1544 - 1549). ISBN: 9783981080124. SAN JOSE, CA: EDA Consortium.

243. A. Sathanur, A. Pullini, L. Benini, A.Macii, E. Macii, M. Poncino. **Timing-driven row-based power gating**. *Proceedings of the 2007 international symposium on Low power electronics and design* . International symposium on Low power electronics and design. Session: Power considerations at the physical level. Portland, OR, USA. 2007. (pp. 104 - 109). ISBN: 9781595937094. NEW YORK, NY: ACM Press.

244. C. Moser, L. Thiele, D. Brunelli, L. Benini. **Adaptive power management in energy harvesting systems**. *Proceedings of Design, Automation, and Test in Europe (DATE 2007)*. Munich, Germany. 10 - 14 March, 2008. (pp. 773 - 778). ISBN: 9783981080124.

245. D. Dondi, D. Brunelli, L. Benini, P. Pavan, A. Bertacchini, L. Larcher. **Photovoltaic Cell Modeling for Solar Energy Powered Sensor Networks**. *Proceedings of the second IEEE international workshop on advances in sensors and interfaces (IWASI 2007).* . The second IEEE international workshop on advances in sensors and interfaces (IWASI 2007). Bari, Italy. 22-27 june 2007. (pp. 1 - 6).

246. N. Dutt, K. Banerjee, L. Benini, K. Lahiri, anishka, S. Parhi. **SoC Communication Architectures: Technology, Current Practice, Research, and Trends**.

Proceedings of 20th International Conference on VLSI Design, 2007. . 20th International Conference on VLSI Design. Held jointly with 6th International Conference on Embedded Systems. Bangalore, India. 2007. (pp. 8). ISBN: 0-7695-2762-0.

247. E. Dolif, M. Lombardi, M. Ruggiero, M. Milano, L. Benini. **Communication-aware stochastic allocation and scheduling framework for conditional task graphs in multi-processor systems-on-chip**. *Proceedings of the 7th ACM & IEEE international conference on Embedded software*. 7th ACM & IEEE international conference on Embedded software. Salzburg, Austria. 2007. (pp. 47 - 56). ISBN: 9781595938251. NEW YORK, NY: ACM.

248. F. Angiolini, H. Ben Jamaa, D. Atienza, L. Benini, G. De Micheli. **Improving the Fault Tolerance of Nanometric PLA Designs**. *Proceedings of Design Automation and Test in Europe*. Design Automation and Test in Europe (DATE). NICE, France. 16-20 April 2007. (pp. 570 - 575). ISBN: 978-3-9810801-2-4.

249. G. Paci, P. Marchal, L. Benini. **Exploration of Low Power Adders for a SIMD Data Path**. *Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific* . Yokohama. 23-26 Jan. 2007. (pp. 914 - 919). ISBN: 1424406307.

250. I. Al Khatib, D. Bertozzi, A. Jantsch, L. Benini. **Performance analysis and design space exploration for high-end biomedical applications: challenges and solutions**. *Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis*. 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis. Salzburg, Austria. 2007. (pp. 217 - 226). ISBN: 9781595938244. NEW YORK, NY: ACM Press.

251. I. Loi, F. Angiolini, L. Benini. **Supporting vertical links for 3D networks on chip: toward an automated design and analysis flow**. *Proceedings of the Nano-Net Conference 2007*. Catania, Italy. Sep 24-26, 2007. (pp. 1 - 5).

252. L. Benini. **Designing Reliable Systems with Unreliable Devices Challenges and Opportunities**. *Electron Devices Meeting, 2007. IEDM 2007. IEEE International* . Washington, DC, USA. 10-12 Dec. 2007. (pp. 509 - 511). ISBN: 9781424415083.

253. L. Rocchi, E. Farella, M. Benocci, E. Santarmou, L. Benini, L. Chiari. **MODULAR ARCHITECTURE FOR A WIRELESS BIO-FEEDBACK SYSTEM FOR BALANCE CONTROL**. *Proceedings of the 4th pHealth Conference, Porto Carras Greece, June 20-22, 2007*. Proceedings of the 4th pHealth Conference. Porto Carras, Greece. 2007. (pp. 1 - 7).

254. M. Magno, L. Benini. **A Low-Power Configurable Wireless Video Sensor Node for Distributed Vision Applications**. *Proceedings of International Conference on Distributed Smart Cameras (ICDSC - 07)*. International Conference on Distributed Smart Cameras. Austria, Vienna. September 25-28, 2007. (pp. 390 - 391).

255. M. Mantovani, S. Leardini, M. Ruggiero, A. Acquaviva, L. Benini. **A lightweight parallel java execution environment for embedded multiprocessor systems-on-chip**. *Proceedings of the 17th great lakes symposium on Great lakes symposium on VLSI* . Great Lakes Symposium on VLSI. Poster session 2. Stresa-Lago Maggiore, Italy. 2007. (pp. 509 - 512). ISBN: 9781595936059. NEW YORK, NY: ACM.

256. M. Mantovani, S. Leardini, M. Ruggiero, A. Acquaviva, L. Benini. **A lightweight parallel java execution environment for embedded multiprocessor systems-on-chip**. *Proceedings of the 17th great lakes symposium on Great lakes symposium on VLSI*. 17th great lakes symposium on Great lakes symposium on VLSI. Stresa-Lago Maggiore, Italy. 2007. (pp. 509 - 512). ISBN: 978-1-59593-605-9. NEW YORK, NY: ACM.

257. Medardoni S., Ruggiero M., Bertozzi D., Benini L., Strano G., Pistritto C. **Capturing the interaction of the communication, memory and I/O subsystems in memory-centric industrial MPSoC platforms**. *Proceedings of the conference on Design, automation and test in Europe*. Design, automation and test in Europe. SESSION: Hardware implementation of MPSoCs and NoCs architectures. Nice, France. 2007. (pp. 660 - 665). ISBN: 9783981080124.

258. P. G. Del Valle, D. Atienza, G. Paci, F. Poletti, L. Benini, G. De Micheli, J. M. Mendias, R. Hermida. **Application of FPGA Emulation to SoC Floorplan and Packaging Exploration**. *Proceedings of XXII Conference on Design of*

Circuits and Integrated Systems (DCIS). XXII Conference on Design of Circuits and Integrated Systems. Sevilla, Spain. November 2007. (pp. 236 - 240).

259. P. Zappi, E. Farella, L. Benini. **Enhancing the spatial resolution of presence detection in a PIR based wireless surveillance network**. *Proceedings of IEEE Conference on Advanced Video and Signal Based Surveillance, 2007.* IEEE Conference on Advanced Video and Signal Based Surveillance. London. 5-7 Sept. 2007. (pp. 295 - 300). ISBN: 9781424416967.

260. P. Zappi, T. Stiefmeier, E. Farella, D. Roggen, L. Benini, G. Tröster. **Activity recognition from on-body sensors by classifier fusion: sensor scalability and robustness**. *Preoceedings of 3rd International Conference on Intelligent Sensors, Sensor Networks and Information Processing 2007*. 3rd International Conference on Intelligent Sensors, Sensor Networks and Information Processing (ISSNIP) 2007. Melbourne, Australia. 3-6 December 2007. (pp. 281 - 286).

261. S. Baraldi, A. Del Bimbo, L. Landucci, N. Torpei, O. Cafini, E. Farella, A. Pieracci, L. Benini. **Introducing tangerine: a tangible interactive natural environment**. *Proceedings of the 15th international conference on Multimedia*. 15th international conference on Multimedia. Short papers poster session 3 - systems & applications. Augsburg, Germany. 2007. (pp. 831 - 834). ISBN: 9781595937025. NEW YORK, NY: ACM Press.

262. S. Carta, A. Acquaviva, P. G. Del Valle, M. Pittau, D. Atienza, F. Rincon, G. De Micheli, L. Benini, J. M. Mendias,. **Multi-Processor Operating System Emulation Framework with Thermal Feedback for Systems-on-Chip**. *Proceedings of 17th ACM Great Lakes Symposium on VLSI 2007*. Stresa - Lago Maggiore, Italy. March 11-13, 2007. (pp. 311 - 316).

263. S. Medardoni, D. Bertozzi, L. Benini, E. Macii. **Control and datapath decoupling in the design of a NoC switch: area, power and performance implications**. *International Symposium on System-on-Chip, 2007* . Tampere. 20-21 Nov. 2007. (pp. 1 - 4). ISBN: 9781424413683.

264. S. Ogg, E. Valli, C. D'Alessandro, A. Yakovlev, B. Al-Hashimi, L. Benini. **Reducing Interconnect Cost in NoC through Serialized Asynchronous Links**. *Networks-on-Chip, 2007. NOCS 2007. First International Symposium on* . Princeton, NJ. 7-9 May 2007. (pp. 219). ISBN: 0769527736.

265. L. Benini, M. Lombard, M. Milano, M. Ruggiero. **A Constraint Programming Approach for Allocation and Scheduling on the CELL Broadband Engine**. *Principles and Practice of Constraint Programming*. PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON PRINCIPLES AND PRACTICE OF CONSTRAINT PROGRAMMING, CP 2008, ,. SYDNEY, AUSTRALIA. SEPTEMBER, 2008. (vol. Volume 5202/2008, pp. 21 - 35). ISBN: 978-3-540-85957-4. BERLIN / HEIDELBERG: Springer.

266. M. Paselli, F. Petre, O. Rousseaux, G. Meynants, M. Engels, L. Benini, B. Gyselinckx. **A High-Performance Wireless Sensor Node for Industrial Control Applications**. *Systems, 2008. ICONS 08. Third International Conference on* . Cancun, 13-18 April 2008. (pp. 235 - 240). ISBN: 978-0-7695-3105-2.

267. Sathanur, A. Pullini, L. Benini, A. Macii, E. Macii, M. Poncino. **A Scalable Algorithmic Framework for Row-Based Power-Gating**. *Design, Automation and Test in Europe, 2008*. Design, Automation and Test in Europe, DATE '08. Munich, Germany. 2008. (pp. 379 - 384). ISBN: 978-3-9810801-4-8.

268. P. Zappi, E. Farella, L. Benini, C. Lombriser, T. Stiefmeier, D. Roggen, G. Tröster. **Activity recognition from on-body sensors: accuracy-power trade-off by dynamic sensor selection**. (pp. 17 - 33). *WIRELESS SENSOR NETWORKS: 5TH EUROPEAN CONFERENCE, EWSN 2008, BOLOGNA, ITALY, JANUARY 30-FEBRUARY 1* ***(Best paper award)***

269. D. Brunelli, L. Benini, C. Moser, L. Thiele. **An Efficient Solar Energy Harvester for Wireless Sensor Nodes**. *Design, Automation and Test in Europe, 2008. DATE '08,* (pp. 104 - 109).

270. D. Brunelli, M. Maggiorotti, L. Benini, F. L. Bellifemine. **Analysis of Audio Streaming Capability of Zigbee Networks**. In *Wireless Sensor Networks* . 5th European Conference, EWSN 2008,. Bologna. 30 GENNAIO - 1 FEBBRAIO 2008. (vol. Volume 4913/2008, pp. 189 - 204). ISBN: 978-3-540-77689-5. BERLIN / HEIDELBERG: Springer.

271. Marongiu, A. Acquaviva, L. Benini, A. Bartolini. **Analysis of Power Management Strategies for a Large-Scale SoC Platform in 65nm Technology**. DSD '08. 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools. pp. 259 – 266, 2008.

272. Brunelli, L. Benini, M. Maggiorotti. **Approximate Control Design for Solar Driven Sensor Nodes**. (vol. 4981/2008, pp. 634 - 637). 1th International Conference on Hybrid Systems: Computation and Control (HSCC 08) Luogo St. Louis, MO, USA, 2008.

273. Ruggiero, M. Lombardi, M. Milano, L. Benini. **Cellflow: A Parallel Application Development Environment with Run-Time Support for the Cell BE Processor**. (pp. 645 - 650). DSD '08. 11th EUROMICRO Conference on Digital System Design Architectures LuogoParma, Italy Data3-5 SEPTEMBER 2008.

274. M. Ruggiero, A. Bartolini, L. Benini. **DBS4video: dynamic luminance backlight scaling based on multi-histogram frame characterization for video streaming application**. (pp. 109 - 118). International Conference On Embedded Software Proceedings of the 7th ACM international conference on Embedded software, 2008.

275. I. Loi, F. Angiolini, L. Benini. **Developing Mesochronous Synchronizers to Enable 3D NoCs**. (pp. 1414 - 1419). Design, Automation and Test in Europe DATE '08, 2008. Munich, Germany. 2008. (pp. 1414 - 1419). ISBN: 978-3-9810801-4-8.

276. S. Baraldi, L. Benini, O. Cafini, A. Del Bimbo, E. Farella, G. Gelmini, L. Landucci, A. Pieracci, N. Torpei. **Evolving tuis with smart objects for multi-context interaction**. *CHI '08 extended abstracts on Human factors in computing systems* . Conference on Human Factors in Computing Systems. Florence, Italy. 5-10 April 2008. (pp. 2955 - 2960). ISBN: 978-1-60558-012-X. NEW YORK: ACM

277. Gilabert, S. Medardoni, D. Bertozzi, L. Benini, M.E. Gomez, P. Lopez, J. Duato. **Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework**. *Networks-on-Chip, 2008.* Second ACM/IEEE International Symposium on Networks-on-Chip, 2008. NoCS 2008. Newcastle upon Tyne. 2008. (pp. 107 - 116). ISBN: 0-7695-3098-

278. B. Bougard, P. Marchal, L. Benini, D. Keitel-Schulz, N. Checka. **HOT TOPIC - 3D Integration or How to Scale in the 21st Century**. *Proceedings on Design, Automation and Test in Europe, DATE '08* . Munich, Germany. 2008. (pp. 1516). ISBN: 978-3-9810801-4-8.

279. A. Sathanur, L. Benini, A. Macii, E. Macii, M. Poncino. **Multiple power-gating domain (mult i-VGND) architecture for improved leakage power reduction**. *ISLPED '08: Proceeding of the thirteenth international symposium on Low power electronics and design*. Bangalore, India. 2008. (pp. 51 - 56). ISBN: 978-1-60558-109-5. NEW YORK: ACM.

280. Sathanur A., Calimera A., Pullini A., Benini L., Macii A., Macii E., Poncino M. **On quantifying the figures of merit of power-gating for leakage power minimization in nanometer CMOS circuits**. (pp. 2761 - 2764). ISCAS 2008. IEEE International Symposium on Circuits and Systems, International Symposium on Circuits and Systems, Seattle, WA, USA 18-21 May 2008.

281. Pignatel, E.Farella, F.Brevi, L.Benini, M.Gaiani. **On the use of a Palm Computer for Design Review Interaction in a Virtual Room**. (pp. 127 - 134). *The 16-th International Conference in Central Europe on Computer Graphics, Visualization and Computer Vision, WSCG' 2008*. Plzen - Bory, Czech Republic. February 4-7, 2008. (pp. 127 - 134). ISBN: 978-80-86943-15-2. PLZEN

282. A. Calimera, L. Benini, E. Macii. **Optimal MTCMOS Reactivation Under Power Supply Noise and Performance Constraints**. (pp. 973 - 978). *Design, Automation and Test in Europe, 2008. DATE '08*

283. A. Sathanur, A. Pullini, L. Benini, A. Macii, E. Macii, M. Poncino. **Optimal sleep transistor synthesis under timing and area constraints**. Proceedings of the 18th ACM Great Lakes symposium on VLSI. Orlando, Florida, USA. May 2008. (pp. 177 - 182). ISBN: 978-1-59593-999-9. NEW YORK: ACM. **(Best paper award)**

284. S. Bonesi, D. Bertozzi, L. Benini, E. Macii. **Process Variation Tolerant Pipeline Design Through a Placement-Aware Multiple Voltage Island Design Style**. (pp. 967 - 972). Design, Automation and Test in Europe, DATE '08. Munich, Germany. 2008. (pp. 967 - 972). ISBN: 978-3-9810801-4-8.

285. Zappi, E. Farella, L. Benini. **Pyroelectric InfraRed sensors based distance estimation**. *THE SEVENTH IEEE CONFERENCE ON SENSORS, IEEE SENSORS 2008*. Lecce Data26-29 Ottobre, (pp. 716 - 719), 2008.

286. Atienza, G. De Micheli, L. Benini, J.L. Ayala, P.G. Del Valle, M. DeBole, V. Narayanan. **Reliability-aware design for nanometer-scale devices**. Design Automation Conference, ASPDAC 2008. Asia and South Pacific. Seoul. 2008. (pp. 549 - 554). ISBN: 978-1-4244-1921-0

287. L. Benini, D. Bertozzi, M. Milano. **Resource Management Policy Handling Multiple Use-Cases in MPSoC Platforms Using Constraint Programming**. Logic Programming, 24th International Conference, ICLP 2008, Proceedings. Udine, Italy december 9-13 2008, (pp. 470 - 484).

288. C. Moser, L. Thiele, D. Brunelli, L. Benini. **Robust and Low Complexity Rate Control for Solar Powered Sensors**. Design, Automation and Test in Europe, 2008. DATE '08. Munich, Germany. 2008. (pp. 230 - 235). ISBN: 978-3-9810801-4-8.

289. S. Ogg, E. Valli, B. Al-Hashimi, A. Yakovlev, C. D'Alessandro, L. Benini. **Serialized Asynchronous Links for NoC**. Design, Automation and Test in Europe, DATE '08. Munich, Germany. 2008. (pp. 1003 - 1008). ISBN: 978-3-9810801-4-8

290. O. Cafini, P. Zappi, E. Farella, L. Benini, S. Baraldi, N. Torpei, L. Landucci, and A. Del Bimbo. **Tangerine SMCube: a smart device for human computer interaction**. (pp. 23 - 24). 3rd European Conference on Smart Sensing and Context (EuroSSC) Zurich, Switzerland, Ottobre 2008.

291. S. Murali, A. Mutapcic, D. Atienza, R. Gupta, S. Boyd, L. Benini, G. De Micheli. **Temperature Control of High-Performance Multi-core Platforms Using Convex Optimization**. Design, Automation and Test in Europe, 2008. DATE '08. Munich, Germany. 2008. (pp. 110 - 115). ISBN: 978-3-9810801-4-8.

292. Mulas, M. Pittau, M. Buttu, S. Carta, A. Acquaviva, L. Benini, D. Atienza, G. De Micheli. **Thermal Balancing Policy for Streaming Computing on Multiprocessor Architectures**. (pp. 734 - 739). Design, Automation and Test in Europe, 2008. DATE '08. Munich, Germany. 2008. (pp. 734 - 739). ISBN: 978-3-9810801-4-8.

293. L. Rocchi, M. Benocci, E. Farella, L. Benini, L. Chiari. **Validation of a wireless portable biofeedback system for balance control: Preliminary results**. Pervasive Computing Technologies for Healthcare, 2008. Second International Conference on. Tampere. Jan. 30 2008-Feb. 1 2008. (pp. 254 - 257). ISBN: 978-963-9799-15-8.

294. I. Loi, S. Mitra, T.H. Lee, S. Fujita, L. Benini. **A low-overhead fault tolerance scheme for TSV - based 3D network on chip links**. (pp. 598 - 602). *Computer-Aided Design, 2008. ICCAD 2008.* IEEE/ACM International Conference on Computer-Aided Design. San Jose, California.10-13/11/2008.

295. G. Paci, A. Nackaerts, F. Catthoor, L. Benini, P. Marchal, **How to Live with Uncertainties: Exploiting the Performance Benefits of Self-Timed Logic In Synchronous Design**. (pp. 550 - 557). *Digital System Design Architectures, Methods and Tools, 2008.* . DSD '08. 11th Euromicro Conference on Digital System Design Architectures. Parma, Italy. 03-05/09/08.

296. S. Carrara, A. Cavallini, G. De Micheli, J. Olivo, L. Benini, V. V. Shumyantseva, A. I. Arhakov. **Circuits Design and Nano-Structured Electrodesfor Drugs Monitoring in Personalized Therapy.** (pp. 325 - 327). IEEE Biomedical Circuits and Systems Conference. BIOCAS 2008, Baltimore. 20-22 Nov 2008.

297. C. Nardini, L. Wang, H. Peng, L. Benini, M. D. Kuo. (2009). **MM-Correction: Meta-analysis-Based Multiple Hypotheses Correction in Omic Studies**. *Communications in Computer and Information Science, Computer Science*. International Joint Conference, BIOSTEC 2008. Funchal, Madeira, Portugal,. 28-31 January 2008. (vol. 25, pp. 242 - 255). ISBN: 978-3-540-92218-6.

298. L. Benini, M. Lombardi, M. Mantovani, M. Milano, M. Ruggiero. (2008). **Multi-stage Benders Decomposition for Optimizing Multicore Architectures** (pp. 36 - 50). A cura di L. PERRON, M. A. TRICK. *LNCS : Integration of AI and OR Techniques in Constraint Programming for Combinatorial Optimization Problems.* ISBN: 978-3-540-68154-0.

299. D. Ludovici, G.N. Gaydadjiev, D. Bertozzi, L. Benini. (2009). **Capturing topology-level implications of link synthesis techniques for nanoscale networks-on-chip. GLSVLSI '09:** Proceedings of the 19th ACM Great Lakes symposium on VLSI.

300. S. Murali, C. Seiculescu, L. Benini, G. de Micheli. (2009). **Syntesis of networks on chips for 3D systems on chips. ASP-DAC '09**: Proceedings of the 2009 Asia and South Pacific Design Automatic Conference. IEEE Press.

301. M. Magno, F. Tombari, D. Brunelli, L. Di Stefano, L. Benini (2009). **Multimodal Abandoned/Removed Object Detection for Low Power Video Surveillance Systems.** 2009 Sixth IEEE International Conference on Advance Video and Signal Based Surveillance. Pp 188-193

302. D. Ludovici, A. Strano, D. Bertozzi, L. Benini, G.N. Gaydadjiev. (2009). **Comparing tightly and loosely couplet mesochronous synchronizers in a NoC switch architecture**.2009 3rd ACM/IEEE International Symposioum on Networks-on-Chip. Pp 244-249.

303. Alessio Bonfietti, Michele Lombardi, Michela Milano, Luca Benini. (2009). **Throughput Constraint for Synchronous Data Flow Graphs.** CPAIOR 2009: pp. 26-40.

304. Michele Lombardi, Michela Milano, Luca Benini. (2009). **Robust non-preemptive hard real-time scheduling for clustered multicore platforms.** DATE 2009: pp. 803-808.

National Journal and Conferences (in Italian):

1. A. Bogliolo, L. Benini, B. Riccò, G. De Micheli, **Controllo dinamico del consumo di potenza in sistemi a microprocessore**, Alta Frequenza, Rivista di Elettronica,
   vol. 11, no. 1, pp. 29–41, Gen.-Mar. 1999.

2. E. Ficarra, D. Masotti, L. Benini, M. Milano, A. Bergia, **Automated DNA Curvature Profile Reconstruction in Atomic Force Microscope Images**, AI*IA Notizie, vol.4, pp.64-68, December 2002.

3. C. Stagni, C. Guiducci, L. Benini, B. Riccò, G. Zuccheri, B. Samorì, U. Mastromatteo, **Fully electronic DNA detection technique**, AISEM 2004, vol. 1, p.184, 2004.

4. E. Farella, D. Brunelli, Benini L., B. Ricco', M. E. Bonfigli, **Visiting Virtual Heritage through Mobile Systems in Science and Supercomputing at CINECA**. TECHNICAL REPORT. vol. 1, pp. 268 – 274, 2004.

5. L. Benini, D. Bertozzi, R. Zafalon. **Protocol Stack and System Software Optimization for Energy Efficient Wireless Embedded Systems**. ST JOURNAL OF RESEARCH NETWORKED MULTIMEDIA, vol. 2, no. 1, November 2005.

6. E. Farella, A. Pieracci, A. Acquaviva, L. Benini. **Inertial sensors for Wireless Body Area Networks: the WiMoCA Solution**. ST JOURNAL. vol. 4, no. 1, pp. 97 – 117, 2007.

7. M.Gaiani, E.Gamberini, G.Tonelli, M.E.Bonfigli, L.Calori, A.Guidazzoli, D.Brunelli, E.Farella, L.Benini, B.Riccò,. (2007). **Realtà Virtuale come strumento di lavoro per il restauro Architettonico e Archeologico: il 3D Virtual GIS "La Via Appia antica"** .
A cura di ANTONELLA CORALINI E DANIELA SCAGLIARINI CORLÀITA. *UT NATURA ARS. Virtual Reality e archeologia. Studi e Scavi (22).* 'UT NATURA ARS. Virtual Reality e archeologia'. Bologna. 2002. pp. 107 - 114. ISBN: 88-86946-80-5. University Press Bologna.

29. D. Bertozzi, L. Benini **Piattaforme Hardware per Terminali Mobili di Terza Generazione**.
In
R. Micheloni, G. Campardo, P. Olivo. *Memorie in Sistemi Wireless*. pp. 14 – 42, Franco Angeli, 2005.

8. F. Sacerdotti, S. Ferri, C. Nizzoli, A. Zanoli, C. Osti, S. Pavani, L. Benini, E. Farella,
R. Cucchiara, A. Prati, **L'intelligenza ambientale per vivere meglio la citta'**, vol.n. 93; num. 7/8, pp. 38-47 AEIT 2006

Internal Publications:

1. A. Bogliolo, L. Benini, G. De Micheli, **PPP: A Gate-Level Power Simulator - A World-Wide Web Application**, Stanford University Technical Report No. CSL-TR-96-691, 1996.

2. L. Benini, **Automatic synthesis of sequential circuits for low power dissipation**, Stanford University Technical Report No. CSL-TR-97-717, 1997.

Patents

1. B. Riccò, L. Benini, C. Guiducci. (2005). Dispositivo microarray per il riconoscimento del dna, apparato utilizzante il dispositivo microarray e relativo metodo di funzionamento. N. BO2005A000142. Università di Bologna.

2. L. Benini, J. Sproch, B. Wurth. (2004). **Apparatus and method for improved precomputation to minimize power dissipation of integrated circuits**. US Patent. N. 6,704,678. Synopsys INC.